|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
E2L0043-17-Y1 Semiconductor MSM548128BL Semiconductor 131,072-Word 8-Bit High-Speed PSRAM This version: Jan. 1998 MSM548128BL Previous version: Dec. 1996 DESCRIPTION The MSM548128BL is a 1-Mbit, high-speed and low power CMOS Pseudo Static RAM organized as 131,072-word 8-bit. The MSM548128BL is fabricated using silicon gate N well CMOS process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density, minimum chip size, and high speed. MSM548128BL has Self-refresh mode in addition to Address-refresh mode and Auto-refresh mode. In Self-refresh mode the internal refresh timer and address counter refresh the dynamic memory cells automatically. This series allows low power consumption when using standby mode with Self-refresh. The MSM548128BL also features a static RAM-like write function that writes the data into the memory cell at the rising edge of WE. The MSM548128BL is pin compatible with CMOS static RAM and 256K pseudo static RAM. FEATURES * Large capacity * Fast access time * Low power * Refresh free * Pin compatible * Logic compatible * Single power supply * Refresh * Package compatible * Package options: 32-pin 600 mil plastic DIP 32-pin 525 mil plastic SOP : : : : : : : : : 1-Mbit (131,072-word 8 bits) 70 ns max. 200 A max. (standby with Self-refresh) Self refresh SRAM, 256K PSRAM SRAM WE pin, no address multiplex 5 V 10% 512 cycle/8 ms auto-address refresh SRAM standard package (DIP32-P-600-2.54) (Product : MSM548128BL-xxRS) (SOP32-P-525-1.27-K) (Product : MSM548128BL-xxGS-K) xx indicates speed rank. PRODUCT FAMILY Family MSM548128BL-70RS MSM548128BL-80RS MSM548128BL-70GS-K MSM548128BL-80GS-K Access Time (Max.) 70 ns 80 ns 70 ns 80 ns Package 600 mil 32-pin Plastic DIP 525 mil 32-pin Plastic SOP 1/12 Semiconductor MSM548128BL PIN CONFIGURATION (TOP VIEW) RFSH 1 A16 2 A14 3 A12 4 A7 5 A6 6 A5 7 A4 8 A3 9 A2 10 A1 11 A0 12 I/O0 13 I/O1 14 I/O2 15 VSS 16 32-Pin Plastic DIP 32 VCC 31 A15 30 CS 29 WE 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CE 21 I/O7 20 I/O6 19 I/O5 18 I/O4 17 I/O3 RFSH 1 A16 2 A14 3 A12 4 A7 5 A6 6 A5 7 A4 8 A3 9 A2 10 A1 11 A0 12 I/O0 13 I/O1 14 I/O2 15 VSS 16 , 32-Pin Plastic SOP 32 VCC 31 A15 30 CS 29 WE 28 A13 27 A8 26 A9 25 A11 24 OE 23 A10 22 CE 21 I/O7 20 I/O6 19 I/O5 18 I/O4 17 I/O3 Pin Name A0 - A16 I/O0 - I/O7 RFSH CE OE WE CS VCC VSS Function Address Input Data Input/Output Refresh Input Chip Enable Input Output Enable Input Write Enable Input Chip Select Input Power Voltage (5 V) Ground (0 V) 2/12 Semiconductor MSM548128BL BLOCK DIAGRAM A0 Address Latch Control A8 Row Decoder Memory Matrix (512 256) 8 I/O0 Input Data Control Column I/O I/O7 Column Decoder Address Latch Control A9 A16 RFSH Refresh Control CE CS OE WE Read/Write Control Timing Pulse Generator 3/12 Semiconductor MSM548128BL FUNCTION TABLE CE L L L L H H CS (CE Low) H H H L X X RFSH X X X X L H OE L X H X X X WE H L H X X X I/O Pin Low-Z High-Z High-Z High-Z High-Z High-Z Mode Read Write -- CS Standby Refresh Standby L : Low Level Input H : High Level Input X : Don't Care ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings Parameter Voltage on Any Pin from VSS *1 Power Dissipation Operating Temperature Storage Temperature Storage Temperature (biased) Short Circuit Output Current Symbol VT PD Topr Tstg Tbias IOS Rating -1.0 to 7.0 1.0 0 to 70 -55 to 125 -10 to 85 50 Unit V W C C C mA *1 Note: To VSS 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. (Ta = 0C to 70C) Min. 4.5 0 2.4 -0.5 Typ. 5.0 0 -- -- Max. 5.5 0 6.0 0.8 Unit V V V V Recommended Operating Conditions Parameter Power Supply Voltage Input Voltage Symbol VCC VSS VIH VIL 4/12 Semiconductor MSM548128BL DC Characteristics Parameter Operating Current Symbol ICC1 ISB1 Standby Current ISB2 ICC2 Self Refresh Current ICC3 Input Leakage Current Output Leakage Current Output Low Level Output High Level ILI ILO VOL VOH -- -10 -10 -- 2.4 100 -- -- -- -- 200 10 10 0.4 -- -- -- 100 1 200 2 Min. -- -- Typ. 60 1 Max. 85 2 (VCC = 5 V 10%, VSS = 0 V, Ta = 0C to 70C) Unit mA mA mA mA mA mA mA V V Condition II/O = Open, tcyc = min. CE = VIH, RFSH = VIH, VIN 0 V CE VCC - 0.2 V, RFSH VCC - 0.2 V, VIN 0 V CE = VIH, RFSH = VIL, VIN 0 V CE VCC - 0.2 V, VIN 0 V, RFSH 0.2 V VCC = 5.5 V, VIN = VSS to VCC OE = VIH, VI/O = VSS to VCC IOL = 2.1 mA IOH = -1 mA Capacitance Parameter Input Capacitance I/O Pin Capacitance Symbol CIN CI/O Condition VIN = 0 V VI/O = 0 V Min. -- -- Typ. -- -- Max. 8 10 Unit pF pF Note: This parameter is periodically sampled and is not 100% tested. 5/12 Semiconductor MSM548128BL AC Characteristics Measurement condition: Input pulse level ........................... VIH = 2.4 V, VIL = 0.4 V Output reference level .................. VOH = 2.0 V, VOL = 0.8 V Rising and falling time ................. 5 ns Output load .................................... 1 TTL + 100 pF Input timing reference level ........ High = 2.2 V, Low = 0.8 V (VCC = 5 V 10%, Ta = 0C to 70C) MSM548128BL-70 MSM548128BL-80 Min. 130 190 -- -- -- 25 -- 0 80n 40 0 30 0 0 15 -- 0 30 30 80 25 0 5 -- 3 40 30 30n 130 8 160 0 -- Max. -- -- 80 30 30 -- 25 -- 10m -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 25 50 -- -- 8m -- -- -- -- 8 Unit Note ns ns ns ns ns ns ns ns s ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns s ns ms ns ns ms 6 11 6 6 Parameter Random Read Write Cycle Time Random Read Modify Write Cycle Time CE Access Time OE Access Time Chip Disable to Output in High-Z CE to Output in Low-Z OE Disable to Output in High-Z OE Output in Low-Z CE Pulse Width CE Precharge Time Address Set-up Time Address Hold Time Read Command Set-up Time Read Command Hold Time RFSH Command Hold Time RFSH Delay Time (Standby Mode) CS Set-up Time CS Hold Time Write Command Pulse Width Chip Enable Time Input Data Set-up Time Input Data Hold Time Output Active from End of Write Write Enable to Output in High-Z Transition Time RFSH Delay Time from CE RFSH Precharge Time RFSH Pulse Width (Auto-refresh) Auto-refresh Cycle Time RFSH Pulse Width (Self-refresh) CE Delay Time from RFSH in Self-refresh Mode CE Delay Time from RFSH in Auto-refresh Mode Refresh Period (512 cycle/8 ms) Symbol tRC tRWC tCEA tOEA tCHZ tCLZ tOHZ tOLZ tCE tP tAS tAH tRCS tRCH tRHC tRCD tCSS tCSH tWP tCW tDW tDH tOW tWHZ tT tRFD tFP tFAP tFC tFAS tRFS tRFA tREF Min. 120 170 -- -- -- 25 -- 0 70n 40 0 25 0 0 15 -- 0 25 25 70 25 0 5 -- 3 40 30 30n 120 8 150 0 -- Max. -- -- 70 30 30 -- 20 -- 10m -- -- -- -- -- -- 5 -- -- -- -- -- -- -- 20 50 -- -- 8m -- -- -- -- 8 6/12 Semiconductor Notes: MSM548128BL 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. 2. All voltages are referenced to ground. 3. ICC1 depends on output loading. Specified values are obtained with the output open. 4. An initial pause of 100 s is required after power-up followed by more than 8 initial cycles before proper device operation is achieved. 5. AC measurements assume tT = 5 ns. 6. tCHZ, tWHZ and tOHZ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels. 7. In write cycles, the input data is latched at the earlier rising point of either CE or WE. Write operation is achieved when both CE and WE are low. 8. The I/O state remains at high impedance after CE goes low if the transition occurs at the same time as or after the falling edge of WE. 9. Use WE or OE or both signals to disable the output before input data is applied during a write cycle when the input is not the same. 10. Data input must be set to floating state before I/O becomes low impedance by WE or OE or both. 11. VIH (Min.) and VIL (Max.) are input timing reference levels for measurement. The transition time is measured between VIL and VIH. 12. 512-cycle refresh must be applied within 15 s after the end of self refreshing to satisfy 512 cycles/8 ms. 7/12 Semiconductor MSM548128BL TIMING WAVEFORM Read Cycle Address A0 - A16 WE Write Cycle 1 (OE High) Address A0 - A16 WE ,,,, , ,,,, tRC CE tCE tP tCSS tCSH tAH CS tAS tRCS tRCH tCEA OE tRHC tOEA tRCD RFSH tOLZ tCLZ tOHZ tCHZ DOUT Valid Data-out "H" or "L" tRC CE tCE tP tCSS tCSH tAH CS tAS tCW tWP OE tRHC tRCD RFSH tDW tDH DIN tCLZ DOUT tOHZ tWHZ Valid Data-in tOW tOLZ tCHZ "H" or "L" 8/12 Semiconductor Address A0 - A16 WE OE ,,,, , , ,,,, MSM548128BL Write Cycle 2 (OE Low) tRC CE tCE tP tCSS tCSH tAH CS tAS Address A0 - A16 WE tCW tWP OE RFSH tRHC tRCD tDW tDH DIN tCLZ tWHZ Valid Data-in DOUT "H" or "L" Read Modify Write Cycle tRWC CE tP tCSS tCSH tAH CS tAS tRCS tRCH tWP tRHC tOHZ tRCD RFSH tOEA tDW tDH DIN tCLZ DOUT tOLZ Valid Data-in tWHZ Valid Data-out tCHZ tOW "H" or "L" 9/12 ,, , ,, , ,,,, , Auto Refresh Cycle tRHC CE tRFD tFC tFC tRCD tFAP tFP tFAP tRFA RFSH "H" or "L" Semiconductor MSM548128BL Self Refresh Cycle CE tRFD tRCD tFAS tRFS tRHC RFSH "H" or "L" CS Standby Mode tRC CE tCE tP tCSS tCSH CS "H" or "L" 10/12 Semiconductor MSM548128BL PACKAGE DIMENSIONS (Unit : mm) DIP32-P-600-2.54 Package material Lead frame material Pin treatment Solder plate thickness Package weight (g) Epoxy resin 42 alloy Solder plating 5 mm or more 4.70 TYP. 11/12 Semiconductor MSM548128BL (Unit : mm) SOP32-P-525-1.27-K Mirror finish Package material Lead frame material Pin treatment Solder plate thickness Package weight (g) Epoxy resin 42 alloy Solder plating 5 mm or more 1.32 TYP. Notes for Mounting the Surface Mount Type Package The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times). 12/12 |
Price & Availability of MSM548128BL-70GS-K |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |