Part Number Hot Search : 
AOI208 AOI208 FDUE0640 6KE18CA 6KE18CA HPR414C HPR414C OXCFU950
Product Description
Full Text Search
 

To Download NCV1124DG Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 NCV1124 Dual Variable-Reluctance Sensor Interface IC
The NCV1124 is a monolithic integrated circuit designed primarily to condition signals from sensors used to monitor rotating parts. The NCV1124 is a dual channel device. Each of the two identical channels interfaces with a variable-reluctance sensor, and continuously compares the sensor output signal to a user-programmable internal reference. An alternating input signal of appropriate amplitude at IN1 or IN2 will result in a rectangular waveform at the corresponding OUT terminal, suitable for interface to either standard microprocessors or standard logic families. A diagnostic input, common to both channels, provides a means to test for degradation or loss of the physical connector to both sensors.
Typical Applications http://onsemi.com
8 1 SO-8 CASE 751
* * * * * * * * * *
Anti-Skid Braking and Traction Control Vehicle Stability Control Drive Belt Slippage Detection Crankshaft/Camshaft Position Sensing Two Independent Channels Internal Hysteresis Built-In Diagnostic Mode Designed to Work from a 5.0 V "10% Supply Site and Control for Automotive Applications Pb-Free Packages are Available
VCC
MARKING DIAGRAM
8 V1124 ALYW4 G 1 V1124 A L Y W G = Device Code = Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package
Features
VCC VCC VCC INP1 DIAG R1 IN1 C1
+ -
VCC OUT1 To mP
PIN CONNECTIONS
1 INAdj IN1 IN2 GND 8 VCC OUT1 OUT2 DIAG
INAdj
RRS VRS
Active Clamp VCC INP2
COMP1
ORDERING INFORMATION
VCC OUT2 To mP
+ -
See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.
Variable Reluctance Sensor R2 IN2 C2
RRS VRS
Active Clamp
COMP2
Variable Reluctance Sensor
GND RAdj
Figure 1. Block Diagram
(c) Semiconductor Components Industries, LLC, 2006
1
April, 2006 - Rev. 0
Publication Order Number: NCV1124/D
NCV1124
MAXIMUM RATINGS
Rating Storage Temperature Range Ambient Operating Temperature Supply Voltage Range (continuous) Input Voltage Range (at any input, R1 = R2 = 22 k) Maximum Junction Temperature ESD Susceptibility (Human Body Model) Lead Temperature Soldering: Reflow: (SMD styles only) (Note 1) Value -65 to 150 -40 to 125 -0.3 to 7.0 -250 to 250 150 2.0 240 peak Unit C C V V C kV C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. 60 second maximum above 183C.
ELECTRICAL CHARACTERISTICS (4.5 V < VCC < 5.5 V, -40C < TA < 125C, VDIAG = 0; unless otherwise specified.)
Characteristic VCC SUPPLY Operating Current Supply Sensor Inputs Input Threshold - Positive Input Threshold - Negative Input Bias Current (INP1, INP2) Input Bias Current (DIAG) Input Bias Current Factor (KI) (INAdj = INP x KI) Bias Current Matching Input Clamp - Negative Input Clamp - Positive Output Low Voltage Output High Voltage Mode Change Time Delay Input to Output Delay Output Rise Time Output Fall Time Open-Sensor Positive Threshold Logic Inputs DIAG Input Low Threshold DIAG Input High Threshold DIAG Input Resistance - - VIN = 0.3 x VCC , VCC = 5.0 V VIN = VCC, VCC = 5.0 V - 0.7 x VCC 8.0 8.0 - - 22 22 0.2 x VCC - 70 70 V V kW kW IOUT = 1.0 mA CLOAD = 30 pF CLOAD = 30 pF VDIAG = High, RIN(Adj) = 40 k. Note 2 VDIAG = Low VDIAG = High VDIAG = Low VDIAG = High VIN = 0.336 V VDIAG = 0 V VIN = 0.336 V, VDIAG = Low VIN = 0.336 V, VDIAG = High INP1 or INP2 to INAdj, VIN = 0.336 V IIN = -50 mA IIN = -12 mA IIN = +12 mA IOUT = 1.6 mA IOUT = -1.6 mA - 135 135 -185 135 -16 - - 152 -1.0 -0.5 -0.5 5.0 - VCC - 0.5 0 - - - 29.4 160 160 -160 160 -11 - 100 155 0 -0.25 -0.30 7.0 0.2 VCC - 0.2 - 1.0 0.5 0.05 54 185 185 -135 185 -6.0 1.0 - 157 1.0 0 0 9.8 0.4 - 20 20 2.0 2.0 86.9 mV mV mV mV mA mA %INP %INP mA V V V V V ms ms ms ms kW VCC = 5.0 V - - 5.0 mA Test Conditions Min Typ Max Unit
2. This parameter is guaranteed by design, but not parametrically tested in production.
http://onsemi.com
2
NCV1124
PACKAGE PIN DESCRIPTION
PIN # SO-8 1 2 3 4 5 6 7 8 PIN SYMBOL INAdj IN1 IN2 GND DIAG OUT2 OUT1 VCC FUNCTION External resistor to ground that sets the trip levels of both channels. Functions for both diagnostic and normal mode Input to channel 1 Input to channel 2 Ground Diagnostic mode switch. Normal mode is low Output of channel 2 Output of channel 1 Positive 5.0 volt supply input
ORDERING INFORMATION
Device NCV1124DG NCV1124DR2G Package SO-8 NB (Pb-Free) SO-8 NB (Pb-Free) Shipping 98 Units / Rail 2500 Units / Tape & Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
VCC
VCC INP1 DIAG R1 C1 IN1
VCC
VCC
VCC OUT1 To mP
+ -
INAdj
RRS VRS
Active Clamp
COMP1
Variable Reluctance Sensor GND RAdj
Figure 2. Application Diagram
http://onsemi.com
3
NCV1124
THEORY OF OPERATION NORMAL OPERATION Figure 2 shows one channel of the NCV1124 along with the necessary external components. Both channels share the INAdj pin as the negative input to a comparator. A brief description of the components is as follows: VRS - Ideal sinusoidal, ground referenced, sensor output - amplitude usually increases with frequency, depending on loading. RRS - Source impedance of sensor. R1/RAdj - External resistors for current limiting and biasing. INP1/INAdj - Internal current sources that determine trip points via R1/RAdj. COMP1 - Internal comparator with built-in hysteresis set at 160 mV. OUT1 - Output 0 V - 5.0 V square wave with the same frequency as VRS. By inspection, the voltage at the (+) and (-) terminals of COMP1 with VRS = 0V are:
V+ + INP1(R1 ) RRS) V- + INAdj RAdj
(1) (2)
INP1 + INAdj
(9)
We can now re-write equation (7) as:
VRS(+TR) u INP1(RAdj * R1 * RRS) ) VHYS (10)
By making
RAdj + R1 ) RRS
(11)
you can detect signals with as little amplitude as VHYS. A design example is given in the applications section. OPEN SENSOR PROTECTION The NCV1124 has a DIAG pin that when pulled high (5.0 V), will increase the INAdj current source by roughly 50%. Equation (7) shows that a larger VRS(+TRP) voltage will be needed to trip comparator COMP1. However, if no VRS signal is present, then we can use equations 1, 2, and 4 (equation 5 does not apply in this mode) to get:
INP1(R1 ) RRS) u INP1 KI RAdj ) VHYS (12)
Since RRS is the only unknown variable we can solve for RRS,
RRS + INP1 KI RAdj ) VHYS * R1 INP1
(13)
As VRS begins to rise and fall, it will be superimposed on the DC biased voltage at V+.
V+ + INP1(R1 ) RRS) ) VRS
(3)
To get comparator COMP1 to trip, the following condition is needed when crossing in the positive direction,
V+ u V- ) VHYS
(4)
Equation (13) shows that if the output switches states when entering the diag mode with VRS = 0, the sensor impedance must be greater than the above calculated value. This can be very useful in diagnosing intermittent sensor. INPUT PROTECTION As shown in Figure 2, an active clamp is provided on each input to limit the voltage on the input pin and prevent substrate current injection. The clamp is specified to handle 12 mA. This puts an upper limit on the amplitude of the sensor output. For example, if R1 = 20 k, then
VRS(MAX) + 20 k 12 mA + 240 V
(VHYS is the built-in hysteresis set to 160 mV), or when crossing in the negative direction,
V+ t V- * VHYS
(5)
Combining equations 2, 3, and 4, we get:
INP1(R1 ) RRS) ) VRS u INAdj RAdj ) VHYS
(6)
therefore,
VRS(+TRP) t INAdj RAdj * INP1(R1 ) RRS) ) VHYS
(7)
It should be evident that tripping on the negative side is:
VRS(-TRP) t INAdj RAdj * INP1(R1 ) RRS) * VHYS
(8)
Therefore, the VRS(pk-pk) voltage can be as high as 480 V. The NCV1124 will typically run at a frequency up to 1.8 MHz if the input signal does not activate the positive or negative input clamps. Frequency performance will be lower when the positive or negative clamps are active. Typical performance will be up to a frequency of 680 kHz with the clamps active.
In normal mode,
http://onsemi.com
4
NCV1124
CIRCUIT DESCRIPTION Figure 3 shows the part operating near the minimum input thresholds. As the sin wave input threshold is increased, the low side clamps become active (Figure 4). Increasing the amplitude further (Figure 5), the high-side clamp becomes active. These internal clamps allow for voltages up to -250 V and 250 V on the sensor side of the setup (with R1 = R2 = 22 k) (reference the diagram page 1). Figure 6 shows the effect using the diagnostic (DIAG) function has on the circuit. The input threshold (negative) is switched from a threshold of -160 mV to +160 mV when DIAG goes from a low to a high. There is no hysteresis when DIAG is high.
OUT1, 2.0 V/div IN1, 5.0 V/div
20 ms/div IN1, 200 mV/div
Figure 5. Low- and High-Side Clamps
DIAG 5.0 V/div
OUT1, 2.0 V/div
IN1 1.0 V/div
20 ms/div
OUT1 5.0 V/div
Figure 3. Minimum Threshold Operation
20 ms/div OUT1, 2.0 V/div IN1, 5.0 V/div
Figure 6. Diagnostic Operation
20 ms/div
Figure 4. Low-Side Clamp
http://onsemi.com
5
NCV1124
APPLICATION INFORMATION Referring to Figure 2, the following will be a design example given these system requirements:
RRS + 1.5 kW (u 12 kW is considered open) VRS(MAX) + 120 Vpk VRS(MIN) + 250 mVpk FVRS + 10 kHz @ VRS(MIN) + 40 Vpk-pk 1. Determine tradeoff between R1 value and power rating. (use 1/2 watt package)
120 2 2
5. Calculate C1 for low pass filtering
Since the sensor guarantees 40 Vpk-pk @ 10 kHz, a low pass filter using R1 and C1 can be used to eliminate high frequency noise without affecting system performance.
Gain Reduction + 0.29 V + 0.0145 + *36.7 dB 20 V
Therefore, a cut-off frequency, fC, of 145 Hz could be used.
C1 v 1 v 0.07 mF 2pfCR1
Set C1 = 0.047 mF.
6. Calculate the minimum RRS that will be indicated as an open circuit. (DIAG = 5.0 V)
PD +
R1
t1 2W
Rearranging equation (7) gives
VHYS ) [INP1 * VRS(+TRP) RRS + INP1 KI RAdj] * R1
Set R1 = 15 k. (The clamp current will then be 120/15 k = 8.0 mA, which is less than the 12 mA limit.)
2. Determine RAdj
Set RAdj as close to R1 + RRS as possible. Therefore, RAdj = 17 k.
3. Determine VRS(+TRP) using equation (7).
VRS(+TRP) + 11mA 17 k * 11mA(15 k ) 1.5 k) ) 160 m
But, VRS = 0 during this test, so it drops out. Using the following as worst case Low and High:
Worst Case Low (RRS) INAdj RAdj VHYS INP1 R1 KI 23.6 mA = 15 mA x 1.57 16.15 k 135 mV 16 mA 15.75 k 1.57 Worst Case High (RRS) 10.7 mA = 7.0 mA x 1.53 17.85 k 185 mV 6.0 mA 14.25 k 1.53
VRS(+TRP) + 166 mV typical (easily meets 250 mV minimum) 4. Calculate worst case VRS(+TRP)
Examination of equation (7) and the spec reveals the worst case trip voltage will occur when: VHYS = 180 mV INAdj = 16 mA INP1 = 15 mA R1 = 14.25 k (5% low) RAdj = 17.85 k (5% High)
VRS(+)MAX + 16 mA(17.85 k) * 15mA(14.25 k ) 1.5 k) ) 180 mV + 229 mV
RRS +
135 mV ) 23.6 mA 16 mA + 16.5 k
16.15 k
* 15.75 k
Therefore,
RRS(MIN) + 16.5 k (meets 12 k system spec)
and,
RRS(MAX) + 185 mV ) 10.7 mA 6.0mA + 48.4 k 17.85 k * 14.25 k
which is still less than the 250 mV minimum amplitude of the input.
http://onsemi.com
6
NCV1124
PACKAGE DIMENSIONS
SO-8 NB CASE 751-07 ISSUE AG
A
8 5
-X-
B
1 4
S
0.25 (0.010)
M
Y
M
-Y- G C -Z- H D 0.25 (0.010)
M SEATING PLANE
K
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. MILLIMETERS MIN MAX 4.80 5.00 3.80 4.00 1.35 1.75 0.33 0.51 1.27 BSC 0.10 0.25 0.19 0.25 0.40 1.27 0_ 8_ 0.25 0.50 5.80 6.20 INCHES MIN MAX 0.189 0.197 0.150 0.157 0.053 0.069 0.013 0.020 0.050 BSC 0.004 0.010 0.007 0.010 0.016 0.050 0_ 8_ 0.010 0.020 0.228 0.244
N
X 45 _
0.10 (0.004)
M
J
ZY
S
X
S
DIM A B C D G H J K M N S
SOLDERING FOOTPRINT*
1.52 0.060
7.0 0.275
4.0 0.155
0.6 0.024
1.270 0.050
SCALE 6:1 mm inches
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE THERMAL DATA Parameter RqJC RqJA Typical Typical SO-8NB 45 165 Unit C/W C/W
http://onsemi.com
7
NCV1124
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: N. American Technical Support: 800-282-9855 Toll Free Literature Distribution Center for ON Semiconductor USA/Canada P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Phone: 81-3-5773-3850 Email: orderlit@onsemi.com ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative.
http://onsemi.com
8
NCV1124/D


▲Up To Search▲   

 
Price & Availability of NCV1124DG

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X