Part Number Hot Search : 
M2019TNG 2SK3912 C1509 D1027 TA78L09F BZX85C12 34050 TC57256
Product Description
Full Text Search
 

To Download NCP1396A Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 NCP1396A, NCP1396B Product Preview High Performance Resonant Mode Controller featuring High-voltage Drivers
The NCP1396 A/B offers everything needed to build a reliable and rugged resonant mode power supply. Its unique architecture includes a 500 kHz Voltage Controller Oscillator whose control mode brings flexibility when an ORing function is a necessity, e.g. in multiple feedback paths implementations. Thanks to its proprietary high-voltage technology, the controller welcomes a bootstrapped MOSFET driver for half-bridge applications accepting bulk voltages up to 600 V. Protections featuring various reaction times, e.g. immediate shutdown or timer-based event, brown-out, broken opto-coupler detection etc., contribute to a safer converter design, without engendering additional circuitry complexity. An adjustable deadtime also helps lowering the shoot-through current contribution as the switching frequency increases.
Features http://onsemi.com MARKING DIAGRAMS
16 1 PDIP-16 P SUFFIX CASE 648 1 16 NCP1396xP AWLYYWWG
16 1 SO-16 D SUFFIX CASE 751B x A WL YY, Y WW G 1396xDR2G AWLYWW
* * * * * * * * * * * * * * * * * * * *
High-frequency Operation from 50 kHz up to 500 kHz 600 V High-voltage Floating Driver Selectable Minimum Switching Frequency with 3% Accuracy Adjustable Deadtime from 100 ns to 2 ms. Startup Sequence via an Adjustable Soft-start Brown-out Protection for a Simpler PFC Association Latched Input for Severe Fault Conditions, e.g. Over Temperature or OVP Timer-based Input with Auto-recovery Operation for Delayed Event Reaction Enable Input for Immediate Event Reaction or Simple ON/OFF Control VCC Operation up to 20 V Low Startup Current of 300 mA 1 A / 0.5 A Peak Current Sink / Source Drive Capability Common Collector Optocoupler Connection for Easier ORing Internal Temperature Shutdown B Version features 10 V VCC Startup Threshold SO16 or DIP16 Package
= A or B = Assembly Location = Wafer Lot = Year = Work Week = Pb-Free Package
PIN CONNECTIONS
Css 1 Fmax 2 Ctimer 3 Rt 4 BO 5 FB 6 DT 7 Fast Fault 8 (Top View) 16 Vboot 15 Mupper 14 HB 13 NC 12 Vcc 11 Mlower 10 Gnd 9 Slow Fault
Typical Applications
Flat Panel Display Power Converters High Power AC/DC Adapters for Notebooks Industrial and Medical Power Sources Offline Battery Chargers
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 24 of this data sheet.
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
(c) Semiconductor Components Industries, LLC, 2007
February, 2007 - Rev. P0
1
Publication Order Number: NCP1396/D
NCP1396A, NCP1396B
HV FB U2A U3A
1 2 3 4
OVP
R17
R8
R24 R20 M1 R10 C12 D8 R21 R11 Slow Input D9 M2 L1
R23 + C6
D4
U5
16 15 14 13 12 11 10
Vout D1 + C2 R4 R12
Rt
5 6 7
R5 FB
R1 OVP
R7
8 9
fmax C9 C8
Fast Input C10 D3 C11 + C7
C13 T1
D2 U2B C4 U3B D6
D7 C14 R22 R16 C1 U1
R3
C3 R2
R19 Soft- start
R9 R14 Timer
R18
R13 BO
R6
Skip Selection
DT
Figure 1. Typical Application Example
Pin Function Description
Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Pin Name Css Fmax Ctimer Rt BO FB DT Fast Fault Slow Fault Gnd Mlower Vcc NC HB Mupper Vboot Function Soft-start Frequency clamp Timer duration Timing resistor Brown-Out Feedback Dead-time Quick fault detection Slow fault detection Analog ground Low side output Supplies the controller Not connected Half-bridge connection High side output Bootstrap pin Select the soft-start duration A resistor sets the maximum frequency excursion Sets the timer duration in presence of a fault Connecting a resistor to this pin, sets the minimum oscillator frequency reached for VFB = 1 V Detects low input voltage conditions. When brought above Vlatch, it fully latches off the controller. Injecting current in this pin increases the oscillation frequency up to Fmax. A simple resistor adjusts the dead-time width Fast shut-down pin. Upon release, a clean startup sequence occurs. Can be used for skip cycle purposes. When asserted, the timer starts to countdown and shuts down the controller at the end of its time duration. - Drives the lower side MOSFET The controller accepts up to 20 V Increases the creepage distance Connects to the half-bridge output Drives the higher side MOSFET The floating VCC supply for the upper stage Pin Description
http://onsemi.com
2
NCP1396A, NCP1396B
Vdd
Temperature Shutdown S D Q Clk R DT Adj. 50% DC FF VCC Management Mupper Q Vref VBOOT
Imin Vfb Vfb_off Vref Rt C I = Imax for Vfb = 5.3 V I = 0 for Vfb < Vfb_min Vdd IDT
+ -
+
BO Reset
Imax Vfb = 5 Vdd Vref Itimer Fmax If FAULT Itimer else 0 Timer
PON Reset SS Fault Timeout Fault Fast Fault
UVLO
HB
+ -
+ Vref
Level Shifter Timeout Fault
NC
Vdd
PON Reset Fault
VCC Fault
ISS SS
FB
G=1
+ -
Mlower > 0 only V = V(FB) - Vfb_min Vdd
RFB
+ Vfb_fault
+ -
+ Vfb_min - Vref + Deadtime Adjustment + Vref Fault 20 ns Noise Filter
GND
Fast Fault
DT Vdd
IDT
IBO
20 ms Noise Filter Q S 20 ms Noise Filter Q R PON Reset
BO
+ VBO
+ -
+ Vlatch
+ -
Slow Fault
+ Vref Fault
+ -
Figure 2. Internal Circuit Architecture http://onsemi.com
3
NCP1396A, NCP1396B
Maximum Ratings
Rating High Voltage bridge pin, pin 14 Floating supply voltage, ground referenced High side output voltage Low side output voltage Allowable output slew rate Power Supply voltage, pin 12 Maximum voltage, all pins (except pin 11 and 10) Thermal Resistance - Junction-to-Air, PDIP version Thermal Resistance - Junction-to-Air, SOIC version Storage Temperature Range ESD Capability, HBM model (All pins except VCC and HV) ESD Capability, Machine Model (All pins except pin 11 - see Note 1) Symbol VBRIDGE VBOOT- VBRIDGE VDRV_HI VDRV_LO dVBRIDGE/dt Vcc - RJA RJA - - - Value -1 to 600 0 to 20 VBRIDGE-0.3 to VBOOT+0.3 -0.3 to VCC + 0.3 50 20 -0.3 to 10 100 130 -60 to +150 2 200 Unit V V V V V/ns V V C/W C/W C kV V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. This device series contains ESD protection and exceeds the following tests: Human Body Model 2000 V per Mil-Std-883, Method 3015 Machine Model Method 200 V ESD Capability, Machine Model for pin 11 is 180 V. 2. This device meets latch-up tests defined by JEDEC Standard JESD78.
http://onsemi.com
4
NCP1396A, NCP1396B
ELECTRICAL CHARACTERISTICS
(For typical values TJ = 25C, for min/max values TJ = 0C to +125C, Max TJ = 150C, VCC = 12 V, unless otherwise noted.) Characteristic SUPPLY SECTION Turn-on threshold level, Vcc going up - A version Turn-on threshold level, Vcc going up - B version Minimum operating voltage after turn-on Startup voltage on the floating section Cutoff voltage on the floating section Startup current, Vcc < VCCON Vcc level at which the internal logic gets reset Internal IC consumption, no output load on pin 15/14 - 11/10, Fsw = 300 kHz Internal IC consumption, 1 nF output load on pin 15/14 - 11/10, Fsw = 300 kHz Consumption in fault mode (All drivers disabled, VCC > VCC(min) ) VOLTAGE CONTROL OSCILLATOR (VCO) Characteristic Minimum switching frequency, Rt = 18 kW on pin 4, Vpin 6 = 0.8 V, DT = 300 ns Maximum switching frequency, Rfmax = 1.3 kW on pin 2, Vpin 6 > 5.3 V, Rt = 18 kW, DT = 300 ns Feedback pin swing above which f = 0 Operating duty-cycle symetry Delay before any driver re-start in fault mode FEEDBACK SECTION Characteristic Internal pull-down resistor Voltage on pin 6 below which the FB level has no VCO action Voltage on pin 6 below which the controller considers a fault DRIVE OUTPUT Characteristic Output voltage rise-time @ CL = 1 nF, 10-90% of output signal Output voltage fall-time @ CL = 1 nF, 10-90% of output signal Source resistance Sink resistance Dead time with RDT = 10 kW from pin 7 to GND Maximum dead-time with RDT = 82 kW from pin 7 to GND Minimum dead-time, RDT = 3 kW from pin 7 to GND Leakage current on high voltage pins to GND Pin 15-14/1 1-10 15-14/1 1-10 15-14/1 1-10 15-14/1 1-10 7 7 7 14, 15,16 Symbol Tr Tf ROH ROL T_dead T_dead-max T_dead-min IHV_LEAK Min - - - - 250 - - - Typ 40 20 13 5.5 300 2 100 - Max - - - - 340 - - 5 Unit ns ns W W ns ms ns mA Pin 6 6 6 Symbol Rfb Vfb_min Vfb_off Min - - - Typ 20 1.2 0.6 Max - - - Unit kW V V Pin 4 2 6 11-15 - Symbol Fsw min Fsw max FBSW DC Tdel Min 58.2 425 - 48 - Typ 60 500 5.3 50 20 Max 61.8 575 - 52 - Unit kHz kHz V % ms 12 12 12 16-14 16-14 12 12 12 12 12 VCCON VCCON VCC(min) VbootON Vboot(min) Istartup VCCreset ICC1 ICC2 ICC3 12.3 9.5 8.5 8 7.4 - - - - - 13.3 10.5 9.5 9 8.4 - 6.5 4 11 1.2 14.3 11.5 10.5 10 9.4 300 - - - - V V V V V mA V mA mA mA Pin Symbol Min Typ Max Unit
3. The A version does not activate soft-start (unless the feedback pin voltage is below 0.6 V) when the fast-fault is released, this is for skip cycle implementation. The B version does activate the soft-start upon release of the fast-fault input for any feedback conditions. 4. Guaranteed by design
http://onsemi.com
5
NCP1396A, NCP1396B
ELECTRICAL CHARACTERISTICS
(For typical values TJ = 25C, for min/max values TJ = 0C to +125C, Max TJ = 150C, VCC = 12 V, unless otherwise noted.) TIMERS Characteristic Timer charge current Timer duration with a 1 mF capacitor and a 1 MW resistor Timer recurrence in permanent fault, same values as above Voltage at which pin 3 stops output pulses Voltage at which pin 3 re-starts output pulses Soft-start ending voltage Soft-start charge current Soft-start duration with a 100 nF capacitor (Note 3) PROTECTION Characteristic Reference voltage for fast input (Note 4) Hysteresis for fast input (Note 4) Reference voltage for slow input Hysteresis for slow input Propagation delay for fast fault input drive shutdown Brown-Out input bias current Brown-Out level (Note 4) Hysteresis current, Vpin5 > VBO - A version Hysteresis current, Vpin5 > VBO - B version Latching voltage Temperature shutdown Hysteresis Pin 8-9 8-9 8-9 8-9 8 5 5 5 5 5 - - Symbol VrefFaultF HysteFaultF VrefFaultS HysteFaultS TpFault IBObias VBO IBO_A IBO_B Vlatch TSD TSDhyste Min 1.00 - 0.95 - - - 0.99 21.5 86 3.6 140 - Typ 1.05 80 1.00 60 55 0.02 1.04 26.5 106 4 - 30 Max 1.10 - 1.05 - 90 - 1.09 31.5 126 4.4 - - Unit V mV V mV ns mA V mA mA V C C Pin 3 3 3 3 3 1 1 1 Symbol Itimer T-timer T-timerR VtimerON VtimerOFF VSS ISS T-SS Min - - - 3.5 0.9 - 80 - Typ 160 25 1.4 4 1 2 105 1.8 Max - - - 4.4 1.1 - 125 - Unit mA ms s V V V mA ms
3. The A version does not activate soft-start (unless the feedback pin voltage is below 0.6 V) when the fast-fault is released, this is for skip cycle implementation. The B version does activate the soft-start upon release of the fast-fault input for any feedback conditions. 4. Guaranteed by design
http://onsemi.com
6
NCP1396A, NCP1396B
TYPICAL CHARACTERISTICS - A VERSION
13.5 13.45 13.4 13.35 VCCON (V) 13.3 13.25 13.2 13.15 13.1 13.05 13 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC) VCCmin (V)
9.56 9.54 9.52 9.5 9.48 9.46 9.44 9.42 9.4 9.38 9.36 9.34 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 3. VCCON
Figure 4. VCC(min)
60.2 60.1 60 FREQUENCY (kHz) FREQUENCY (kHz) 59.9 59.8 59.7 59.6 59.5 59.4 -40 -25 -10 5 20 35 50 65 TEMPERATURE (oC) 80 95 110 125
501 500 499 498 497 496 495 494 493 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 5. Fsw min
Figure 6. Fsw max
29 27 25 VrefFaultFF (V) -40 -25 -10 5 20 35 50 65 80 95 110 125 RFB (k) 23 21 19 17 15 TEMPERATURE (oC)
1.06 1.055 1.05 1.045 1.04 1.035 1.03 1.025 1.02 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 7. Pulldown Resistor (Rfb)
Figure 8. Fast Fault (VrefFaultF)
http://onsemi.com
7
NCP1396A, NCP1396B
20 19 18 17 ROL () ROH () 16 15 14 13 12 11 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
8 7.5 7 6.5 6 5.5 5 4.5 4 3.5 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 9. Source Resistance (ROH)
Figure 10. Sink Resistance (ROL)
109 108 107 106 DT_nom (ns) DT_min (ns) 105 104 103 102 101 100 99 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
296 295 294 293 292 291 290 289 288 287 286 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 11. T_dead_min
Figure 12. T_dead_nom
1.97
3.96 3.955
1.968
3.95 3.945
1.966 DT_max (us) Vlatch (V) 3.94 3.935 3.93 3.925 3.92 1.96 3.915 1.958 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC) 3.91 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
1.964
1.962
Figure 13. T_dead_max
Figure 14. Latch Level (Vlatch)
http://onsemi.com
8
NCP1396A, NCP1396B
1.045 26.8 26.6 1.04 26.4 26.2 IBO (uA) VBO (V) 1.035 26 25.8 25.6 1.025 25.4 25.2 1.02 -40 -25 -10 5 20 35 50
o
1.03
25 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE ( C) TEMPERATURE (oC)
Figure 15. Brown-Out Reference (VBO)
Figure 16. Brown-Out Hysteresis Current (IBO)
http://onsemi.com
9
NCP1396A, NCP1396B
TYPICAL CHARACTERISTICS - B VERSION
10.6
9.56 9.54
10.55
9.52 9.5
10.5 VCCmin (V) -40 -25 -10 5 20 35 50 65 80 95 110 125 VCCON (V)
9.48 9.46 9.44 9.42 9.4
10.45
10.4
10.35
9.38 9.36
10.3 TEMPERATURE (oC)
9.34 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 17. VCCON
Figure 18. VCC(min)
60.1 60 59.9 FREQUENCY (kHz) 59.8 59.7 59.6 59.5 FREQUENCY (kHz)
502 501 500 499 498 497 496
59.4 59.3 -40 -25 -10 5 20 35 50 65 TEMPERATURE (oC) 80 95 110 125 495 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 19. Fsw min
Figure 20. Fsw max
29 27 25 23 21 19 17 15 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC) VrefFaultFF (V) RFB (k)
1.06 1.055 1.05 1.045 1.04 1.035 1.03 1.025 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 21. Pulldown Resistor (Rfb)
Figure 22. Fast Fault (VrefFaultF)
http://onsemi.com
10
NCP1396A, NCP1396B
19 18 17 16 ROL () ROH () 15 14 13 12 11 10 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
8 7.5 7 6.5 6 5.5 5 4.5 4 3.5 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 23. Source Resistance (ROH)
Figure 24. Sink Resistance (ROL)
108 107 106 105 DT_nom (ns) DT_min (ns) 104 103 102 101 100 99 98 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
294 293 292 291 290 289 288 287 286 285 284 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 25. T_dead_min
Figure 26. T_dead_nom
1.97
3.98 3.975
1.968
3.97 3.965
1.966 DT_max (us) Vlatch (V) 3.96 3.955 3.95 3.945 3.94 1.96 3.935 1.958 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC) 3.93 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
1.964
1.962
Figure 27. T_dead_max
Figure 28. Latch Level (Vlatch)
http://onsemi.com
11
NCP1396A, NCP1396B
1.05 107 106 1.045 105 1.04 104 IBO (uA) -40 -25 -10 5 20 35 50
o
VBO (V)
103 102 101
1.035
1.03 100 1.025 65 80 95 110 125 TEMPERATURE ( C) 99 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (oC)
Figure 29. Brown-Out Reference (VBO)
Figure 30. Brown-Out Hysteresis Current (IBO)
http://onsemi.com
12
NCP1396A, NCP1396B
Application information
The NCP1396 A/B includes all necessary features to help building a rugged and safe switch-mode power supply featuring an extremely low standby power. The below bullets detail the benefits brought by implementing the NCP1396 controller: * Wide frequency range: A high-speed Voltage Control Oscillator allows an output frequency excursion from 50 kHz up to 500 kHz on Mlower and Mupper outputs. Adjustable dead-time: Thanks to a single resistor wired to ground, the user has the ability to include some dead-time, helping to fight cross-conduction between the upper and the lower transistor. Adjustable soft-start: Every time the controller starts to operate (power on), the switching frequency is pushed to the programmed maximum value and slowly moves down toward the minimum frequency, until the feedback loop closes. The soft-start sequence is activated in the following cases: a) normal startup b) back to operation from an off state: during hiccup faulty mode, brown-out or temperature shutdown (TSD). In the NCP1396A, the soft-start is not activated back to operation from the fast fault input, unless the feedback pin voltage is below 0.6 V. To the opposite, in the B version, the soft-start is always activated back from the fast fault input whatever the feedback level is. Adjustable minimum and maximum frequency excursion: In resonant applications, it is important to stay away from the resonating peak to keep operating the converter in the right region. Thanks to a single external resistor, the designer can program its lowest frequency point, obtained in lack of feedback voltage (during the startup sequence or in short-circuit conditions). Internally trimmed capacitors offer a 3% precision on the selection of the minimum switching frequency. The adjustable upper stop being less precise to 15%. Low startup current: When directly powered from the high-voltage DC rail, the device only requires 300 A to start-up. In case of an auxiliary supply, the B version offers a lower start-up threshold to cope with a 12 V dc rail. Brown-Out detection: To avoid operation from a low input voltage, it is interesting to prevent the controller from switching if the high-voltage rail is not within the right boundaries. Also, when teamed with a PFC front-end circuitry, the brown-out detection can ensure a clean start-up sequence with soft-start, ensuring that the PFC is stabilized before energizing the resonant tank. The A version features a 27 A hysteresis current for the lowest consumption and the B version slightly increases this current to 100 A in order to improve the noise immunity. Adjustable fault timer duration: When a fault is detected on the slow fault input or when the FB path is broken, a timer starts to charge an external capacitor. If the fault is removed, the timer opens the charging path and nothing happens. When the timer reaches its selected duration (via a capacitor on pin 3), all pulses are stopped. The controller now waits for the discharge via an external resistor of pin 3 capacitor to issue a new clean startup sequence with soft-start. Cumulative fault events: In the NCP1396A/B, the timer capacitor is not reset when the fault disappears. It actually integrates the information and cumulates the occurrences. A resistor placed in parallel with the capacitor will offer a simple way to adjust the discharge rate and thus the auto-recovery retry rate. Fast and slow fault detection: In some application, subject to heavy load transients, it is interesting to give a certain time to the fault circuit, before activating the protection. On the other hands, some critical faults cannot accept any delay before a corrective action is taken. For this reason, the NCP1396A/B includes a fast fault and a slow fault input. Upon assertion, the fast fault immediately stops all pulses and stays in the position as long as the driving signal is high. When released low (the fault has gone), the controller has several choices: in the A version, pulses are back to a level imposed by the feedback pin without soft-start, but in the B version, pulses are back through a regular soft-start sequence. Skip cycle possibility: The absence of soft-start on the NCP1396A fast fault input offers an easy way to implement skip cycle when power saving features are necessary. A simple resistive connection from the feedback pin to the fast fault input, and skip can be implemented. Broken feedback loop detection: Upon start-up or any time during operation, if the FB signal is missing, the timer starts to charge a capacitor. If the loop is really broken, the FB level does not grow-up before the timer ends counting. The controller then stops all pulses and waits that the timer pin voltage collapses to 1V typically before a new attempt to re-start, via the soft-start. If the optocoupler is permanently broken, a hiccup takes place. Finally, two circuit versions, A and B: The A and B versions differ because of the following changes:
*
*
*
*
*
*
*
*
*
*
*
http://onsemi.com
13
NCP1396A, NCP1396B
1. The startup thresholds are different, the A starts to pulse for Vcc = 13.3 V whereas the B pulses for Vcc = 10.5 V. The turn off levels are the same however. The A is recommended for consumer products where the designer can use an external startup resistor, whereas the B is more recommended for industrial / medical applications where a 12 V auxiliary supply directly powers the chip. The A version does not activate the soft-start upon release of the fast fault input. This is to let the designer implement skip cycle. To the opposite, the B version goes back to operation upon the fast fault pin release via a soft-start sequence.
Voltage-Controlled Oscillator
The VCO section features a high-speed circuitry allowing operation from 100 kHz up to 1 MHz. However, as a division by two internally creates the two Q and Qbar outputs, the final effective signal on output Mlower and Mupper switches between 50 kHz and 500 kHz. The VCO is configured in such a way that if the feedback pin goes up, the switching frequency also goes up. Figure 31 shows the architecture of this oscillator.
2.
FBinternal vdd max Fsw
max Imin vref Rt Rt sets Fmin for VFB = 0 0 to I_Fmax S + Cint
D Clk
Q Q
R
vdd
IDT
Imin vref
DT
A
B
RDT sets the dead-time vdd Vcc
Fmax
FMAX sets the maximum Fsw
FB Rfb 20k Vb_off Vfb < Vb_off ? Start fault timer
Figure 31. The simplified VCO architecture
http://onsemi.com
14
NCP1396A, NCP1396B
The designer needs to program the maximum switching frequency and the minimum switching frequency. In LLC configurations, for circuits working above the resonant frequency, a high precision is required on the minimum frequency, hence the 3% specification. This minimum switching frequency is actually reached when no feedback closes the loop. It can happen during the startup sequence, a strong output transient loading or in a short-circuit condition. By installing a resistor from pin 4 to GND, the minimum frequency is set. Using the same philosophy, wiring a resistor from pin 2 to GND will set the maximum frequency excursion. To improve the circuit protection features, we have purposely created a dead zone, where the feedback loop has no action. This is typically below 1.2 V. Figure 32 details the arrangement where the internal voltage (that drives the VCO) varies between 0 and 2.3 V. However, to create this swing, the feedback pin (to which the optocoupler emitter connects), will need to swing typically between 1.2 V and 5.3 V.
Vcc
Figure 33 and 34 portray the frequency evolution depending on the feedback pin voltage level in a different frequency clamp combination.
Figure 33. Maximal default excursion, Rt = 22 k on pin 4 and Rfmax = 1.3 k on pin 2.
FB
R1 11.3 k R3 100 k
+
R2 8.7 k D1 2.3V
Vref 0.5 V
Fmax
Rfmax
Figure 32. The OPAMP Arrangement limits the VCO modulation signal between 0.5 and 2.3V This techniques allows us to detect a fault on the converter in case the FB pin cannot rise above 0.6 V (to actually close the loop) in less than a duration imposed by the programmable timer. Please refer to the fault section for detailed operation of this mode. As shown on figure 32, the internal dynamics of the VCO control voltage will be constrained between 0.5 V and 2.3 V, whereas the feedback loop will drive pin 6 (FB) between 1.2V and 5.3 V. If we take the default FB pin excursion numbers, 1.2 V = 50 kHz, 5.3 V = 500 kHz, then the VCO maximum slope will be 109.7kHz / V.
Figure 34. Here a different minimum frequency was programmed as well as a maximum frequency excursion. Please note that the previous small-signal VCO slope has now been reduced to 300k / 4.1 = 73 kHz / V on Mupper and Mlower outputs. This offers a mean to magnify the feedback excursion on systems where the load range does not generate a wide switching frequency excursion. Thanks to this option, we will see how it becomes possible to observe the feedback level and implement skip cycle at light loads. It is important to note that the frequency evolution does not have a real linear relationship with the feedback voltage. This is due to the deadtime presence which stays constant as the switching period changes.
500k - 50k = 4.1
http://onsemi.com
15
NCP1396A, NCP1396B
The selection of the three setting resistors (Fmax, Fmin deadtime) requires the usage of the selection charts displayed below:
650 Vcc = 12 V FB = 6.5 V DT = 300 ns
ORing capability
If for any particular reason, there is a need for a frequency variation linked to an event appearance (instead of abruptly stopping pulses), then the FB pin lends itself very well to the addition of other sweeping loops. Several diodes can easily be used perform the job in case of reaction to a fault event or to regulate on the output current (CC operation). Figure 38 shows how to do it.
Vcc
550
450 Fmax (kHz)
350 Fmin = 200 kHz
250
150
Fmin = 50
50 1.5 3.5 5.5 7.5 9.5 11.5 13.5 15.5 17.5 RFmax (k)
Figure 35. Maximum switching frequency resistor selection depending on the adopted minimum switching frequency
420 370 320 Fmin (kHz) 270 220 170 120 70 20 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 RFmin (k) Vcc = 12 V FB = 1 V DT = 300 ns
In1 In2
FB
VCO 20k
Figure 38. Thanks to the FB configuration, loop ORing is easy to implement
Dead-time control
Dead-time control is an absolute necessity when the half-bridge configuration comes to play. The deadtime technique consists in inserting a period during which both high and low side switches are off. Of course, the dead-time amount differs depending on the switching frequency, hence the ability to adjust it on this controller. The option ranges between 100 ns and 2 us. The deadtime is actually made by controlling the oscillator discharge current. Figure 39 portrays a simplified VCO circuit based on figure 31.
Figure 36. Minimum switching frequency resistor selection
2000 1900 1800 1700 1600 1500 1400 1300 1200 1100 1000 900 800 700 600 500 400 300 200 100 3.5 Rdt (k)
DT (ns)
Vcc = 12V 8.5 13.5 18.5 23.5 28.5 33.5 38.5 43.5 48.5 53.5 58.5 63.5 68.5 73.5 78.5 83.5
Figure 37. Dead-Time Resistor Selection
http://onsemi.com
16
NCP1396A, NCP1396B
Vdd Icharge : Fsw min + Fsw max S + Idis Ct 3V - 1V R D Clk Q Q
Vref
DT
RDT A B
Figure 39. Dead-time generation During the discharge time, the clock comparator is high and un-validates the AND gates: both outputs are low. When the comparator goes back to the low level, during the timing capacitor Ct recharge time, A and B outputs are validated. By connecting a resistor RDT to ground, it creates a current whose image serves to discharge the Ct capacitor: we control the dead-time. The typical range evolves between 100 ns (RDT = 3.5 k) and 2 us (RDT = 83.5 k). Figure 42 shows the typical waveforms. resonating circuit. In this controller, a soft-start capacitor connects to pin 1 and offers a smooth frequency variation upon start-up: when the circuit starts to pulse, the VCO is pushed to the maximum switching frequency imposed by pin 2. Then, it linearly decreases its frequency toward the minimum frequency selected by a resistor on pin 4. Of course, practically, the feedback loop is suppose to take over the VCO lead as soon as the output voltage has reached the target. If not, then the minimum switching frequency is reached and a fault is detected on the feedback pin (typically below 600mV). Figure 40 depicts a typical frequency evolution with soft-start.
Soft-start sequence
In resonant controllers, a soft-start is needed to avoid suddenly applying the full current into the
20.0
Plot1 ires1 in amperes
10.0
0
1
-10.0
-20.0
SS action
Ires
177
175 Plot2 vout in volts
Target is reached Vout
2
173
171
169 200u 600u 1.00m time in seconds 1.40m 1.80m
Figure 40. Soft-start behavior
Figure 41. A typical start-up sequence on a LLC converter
http://onsemi.com
17
NCP1396A, NCP1396B
Please note that the soft-start will be activated in the following conditions: - A startup sequence - During auto-recovery burst mode - A brown-out recovery - A temperature shutdown recovery The fast fault input undergoes a special treatment. Since we want to implement skip cycle through the fast fault input on the NCP1396A, we cannot activate the soft-start every time the feedback pin stops the operations in low power mode. Therefore, when the fast fault pin is
4.00 3.00 2.00 1.00 0
released, no soft-start occurs to offer the best skip cycle behavior. However, it is very possible to combine skip cycle and true fast fault input, e.g. via ORing diodes driving pin 6. In that case, if a signal maintains the fast fault input high long enough to bring the feedback level down (that is to say below 0.6 V) since the output voltage starts to fall down, then the soft-start is activated after the release of the pin. In the B version tailored to operate from an auxiliary 12 V power supply, the soft-start is always activated upon the fast fault input release, whatever the feedback condition is.
plot1 vct in volts
Ct voltage
16.0 plot2 clock in volts 12.0 8.00 4.00 0
Clock pulses
DT
8.00 Plot3 difference in volts 4.00 0 -4.00 -8.00
DT
DT
A-B
56.2u 65.9u ti
Figure 42. Typical oscillator waveforms
75.7u i
85.4u d
95.1u
Brown-Out protection
The Brown-Out circuitry (BO) offers a way to protect the resonant converter from low DC input voltages. Below a given level, the controller blocks the output pulses, above it, it authorizes them. The internal
circuitry, depicted by figure 43, offers a way to observe the high-voltage (HV) rail. A resistive divider made of Rupper and Rlower, brings a portion of the HV rail on pin 5. Below the turn-on level, the 27A current source IBO is off. Therefore, the turn-on level solely depends on the division ratio brought by the resistive divider.
http://onsemi.com
18
NCP1396A, NCP1396B
450
16.0
351 volts
Vbulk Rupper IBO
Vdd
ON/OFF
350 12.0
250 volts
BO
+ BO -
vcmp in volts
Plot1 vin in volts
Vin
8.00
250
Rlow er VBO
150
4.00
50.0
0
2
BO Figure 43. The internal brown-out configuration with an offset current source To the contrary, when the internal BO signal is high (Mlower and Mupper pulse), the IBO source is activated and creates a hysteresis. As a result, it becomes possible IBO is off Figure 44. Simulation results for 350 / 250 ON / OFF levels to select the turn-on and turn-off levels via a few lines of algebra:
20.0u 60.0u 100u 140u 180u 1
V (+ ) = Vbulk1x
IBO is on
Rlower Rlower + Rupper Rlower x Rupper Rlower + IBO x Rlower + Rupper Rlower + Rupper
eq. 1
V (+ ) = Vbulk 2 x
eq. 2
We can now extract Rlower from equation 1 and plug it into equation 2, then solve for Rupper:
Rupper = Rlower x
Rlower = VBO x
Vbulk1 - VBO VBO
Vbulk1 - Vbulk 2 IBO x (Vbulk1 - VBO )
If we decide to turn-on our converter for Vbulk1 equals 350V and turn it off for Vbulk2 equals 250V, then we obtain: Rupper = 1M Rlower = 2.86k The bridge power dissipation is 400 / 1.00286M = 160mW when front-end PFC stage delivers 400V. Figure 44 simulation result confirms our calculations.
Latch-off protection
There are some situations where the converter shall be fully turned-off and stay latched. This can happen in presence of an over-voltage (the feedback loop is drifting) or when an over temperature is detected. Thanks to the addition of a comparator on the BO pin, a simple external circuit can lift up this pin above VLATCH (4 V typical) and permanently disable pulses. The Vcc needs to be cycled down below 6.5 V typically to reset the controller.
http://onsemi.com
19
NCP1396A, NCP1396B
Vcc
Vbulk + -
20us RC
to permanent latch
Q1
Vlatch Rupper IBO Vdd
BO
Vout
+ BO -
NTC
Rlower VBO
Figure 45. Adding a comparator on the BO pin offers a way to latch-off the controller On figure 45, Q1 is blocked and does not bother the BO measurement as long as the NTC and the optocoupler are not activated. As soon as the secondary optocoupler senses an OVP condition, or the NTC reacts to a high ambient temperature, Q1 base is brought to ground and the BO pin goes up, permanently latching off the controller. the input level exceeds 1V typical, pulses are immediately stopped. When the input is released, the controller performs a clean startup sequence including a soft-start period. -Slow events input: this input serves as a delayed shutdown, where an event like a transient overload does not immediately stopped pulses but start a timer. If the event duration lasts longer than what the timer imposes, then all pulses are disabled. The voltage on the timer capacitor (pin 3) starts to decrease until it reaches 1V. The decrease rate is actually depending on the resistor the user will put in parallel with the capacitor, giving another flexibility during design. Figure 46 depicts the architecture of the fault circuitry.
Protection circuitry
This resonant controller differs from competitors thanks to its protection features. The device can react to various inputs like: - Fast events input: like an over-current condition, a need to shut down (sleep mode) or a way to force a controlled burst mode (skip cycle at low output power): as soon as
http://onsemi.com
20
NCP1396A, NCP1396B
Vdd Itimer
Ctimer
Ctimer
UVLO
reset
1 = fault 0 = ok
ON/OFF
Rtimer
+ -
+
-
Slow Fault
VrefFault VtimerON VtimerOFF 1 = ok 0 = fault -
av erage input current to primary current sensing circuitry
Vcc
VrefFault
reset
DRIVING LOGIC
SS
Figure 46. This circuit combines a slow and fast input for improved protection features.
Slow input
On this circuit, the slow input goes to a comparator. When this input exceeds 1V typical, the current source Itimer turns on, charging the external capacitor Ctimer. If the fault duration is long enough, when Ctimer voltage reaches the VtimerON level (4V typical), then all pulses are stopped. If the fault input signal is still present, then the controller permanently stays off and the voltage on the timer capacitor does not move (Itimer is on and the voltage is clamped to 5V). If the fault input signal is removed (because pulses are off for instance), Itimer turns off and the capacitor slowly discharges to ground via a resistor installed in parallel with it. As a result, the designer can easily determine the time during which the power supply stays locked by playing on Rtimer. Now, when the timer capacitor voltage reaches 1V typical (VtimerOFF), the comparator instructs the internal logic to issues pulses as on a clean soft-start sequence (soft-start is activated). Please note that the discharge resistor can not be lower than 4V / Itimer otherwise the voltage on Ctimer will not reach the turnoff voltage of 4V. In both cases, when the fault is validated, both outputs Mlower and Mupper are internally pulled down to ground. On figure 46 example, a voltage proportional to primary current, once averaged, gives an image of the input power in case Vin is kept constant via a PFC circuit. If the output loading increases above a certain level, the voltage on this pin will pass the 1V threshold and start the timer. If the overload stays there, after a few tens of milliseconds, switching pulses will disappear and a protective auto-recovery cycle will take place. Adjusting the resistor R in parallel with the timer capacitor will give the flexibility to adjust the fault burst mode.
+ FB FB 1 = ok 0 = fault
Fast Fault
skip
A
A B
B
http://onsemi.com
21
NCP1396A, NCP1396B
Vcc
2
FB
3
Fast fault
Figure 47. A resistor can easily program the capacitor discharge time
Figure 48. Skip cycle can be implemented via two resistors on the FB pin to the Fast fault input.
Fast input
The fast input is not affected by a delayed action. As soon as its voltage exceeds 1V typical, all pulses are off and maintained off as long as the fault is present. When the pin is released, pulses come back and the softstart is activated. Thanks to the low activation level of 1V, this pin can observe the feedback pin via a resistive divided and thus implement skip cycle operation. The resonant converter can be designed to lose regulation in light load conditions, forcing the FB level to increase. When it reaches the programmed level, it triggers the fast fault input and stops pulses. Then Vout slowly drops, the loop reacts by decreasing the feedback level which, in turn, unlocks the pulses, Vout goes up again and so on: we are in skip cycle mode.
Startup behaviour
When the Vcc voltage grows-up, the internal current consumption is kept to Istrup, allowing to crankup the converter via a resistor connected to the bulk capacitor. When Vcc reaches the VccON level, output Mlower goes high first and then output Mupper. This sequence will always be the same whatever triggers the pulse delivery: fault, OFF to ON etc... Pulsing the output Mlower high first gives an immediate charge of the bootstrap capacitor. Then, the rest of pulses follow, delivered at the highest switching value, set by the resistor on pin 2. The soft-start capacitor ensures a smooth frequency decrease to either the programmed minimum value (in case of fault) or to a value corresponding to the operating point if the feedback loop closes first. Figure 49 shows typical signals evolution at power on.
http://onsemi.com
22
NCP1396A, NCP1396B
Figure 49. At power on, output A is first activated and the frequency slowly decreases via the soft-start capacitor Figure 49 depicts an auto-recovery situation, where the timer has triggered the end of output pulses. In that case, the Vcc level was given by an auxiliary power supply, hence its stability during the hiccup. A similar situation can arise if the user selects a more traditional startup method, with an auxiliary winding. In that case, the VCC(min) comparator stops the output pulses whenever it is activated, that is to say, when Vcc falls below 10V typical. At this time, the Vcc pin still receives its bias current from the startup resistor and heads toward VCCON via the Vcc capacitor. When the voltage reaches VCCON, a standard sequence takes place, involving a soft-start. Figure 50 portrays this behavior.
http://onsemi.com
23
NCP1396A, NCP1396B
Figure 50. When the Vcc is too low, all pulses are stopped until Vcc goes back to the startup voltage As described in the data-sheet, two startup levels VCCON are available, via two circuit versions. The NCP1396 features sufficient hysteresis (3V typically) to allow a classical startup method with a resistor connected to the bulk capacitor. Then, at the end of the startup sequence, an auxiliary winding is supposed to take over the controller supply voltage. To the opposite, for applications where the resonant controller is powered from a standby power supply, the startup level is 10V typically and allows for the direct a connection from a 12V source. Thanks to this NCP1396B, simple ON/OFF operation is therefore feasible.
The high-voltage driver
The driver features a traditional bootstrap circuitry, requiring an external high-voltage diode for the capacitor refueling path. Figure 51 shows the internal architecture of the high-voltage section.
http://onsemi.com
24
NCP1396A, NCP1396B
HV B
Pulse trigger
Level shifter
S Q Q
Vboot
cboot
Mupper
R
HB
UVLO
dboot
Vcc
fault A Delay
Mlower
aux Vcc
GND
Figure 51. The Internal High-voltage Section of the NCP1396 The device incorporates an upper UVLO circuitry that makes sure enough Vgs is available for the upper side MOSFET. The B and A outputs are delivered by the internal logic, as figure 46 testifies. A delay is inserted in the lower rail to ensure good matching between these propagating signals. As stated in the maximum rating section, the floating portion can go up to 600VDC and makes the IC perfectly suitable for offline applications featuring a 400V PFC front-end stage.
http://onsemi.com
25
NCP1396A, NCP1396B
PACKAGE DIMENSIONS
PDIP-16 P SUFFIX CASE 648-08 ISSUE T
-A-
16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL.
B
1 8
F S
C
L
-T- H K G D
16 PL
SEATING PLANE
J TA
M
M
0.25 (0.010)
M
DIM A B C D F G H J K L M S
INCHES MIN MAX 0.740 0.770 0.250 0.270 0.145 0.175 0.015 0.021 0.040 0.70 0.100 BSC 0.050 BSC 0.008 0.015 0.110 0.130 0.295 0.305 0_ 10 _ 0.020 0.040
MILLIMETERS MIN MAX 18.80 19.55 6.35 6.85 3.69 4.44 0.39 0.53 1.02 1.77 2.54 BSC 1.27 BSC 0.21 0.38 2.80 3.30 7.50 7.74 0_ 10 _ 0.51 1.01
SO-16 D SUFFIX CASE 751B-05 ISSUE J
-A-
16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 9.80 10.00 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0_ 7_ 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.386 0.393 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0_ 7_ 0.229 0.244 0.010 0.019
-B-
1 8
P
8 PL
0.25 (0.010)
M
B
S
G F
K C -T-
SEATING PLANE
R
X 45 _
M D
16 PL M
J
0.25 (0.010)
TB
S
A
S
http://onsemi.com
25
NCP1396A, NCP1396B
Note: The product described herein (NCP1396A/B), is covered by U.S. patent: 6,097, 075; 7176723; 6,362, 067. There may be some other patent pending.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative
http://onsemi.com
26
NCP1396/D


▲Up To Search▲   

 
Price & Availability of NCP1396A

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X