 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ICS527-02 Clock Slicer User Configurable PECL Input Zero Delay Buffer Description The ICS527-02 Clock Slicer is the most flexible way to generate a CMOS output clock from a PECL input clock with zero skew. The user can easily configure the device to produce nearly any output clock that is multiplied or divided from the input clock. The part supports non-integer multiplications and divisions. A SYNC pulse indicates when the rising clock edges are aligned with zero skew. Using Phase-Locked Loop (PLL) techniques, the device accepts an input clock up to 200 MHz and produces an output clock up to 160 MHz. The ICS527-02 aligns rising edges on PECLIN with FBIN at a ratio determined by the reference and feedback dividers. For a PECL input and output clock with zero delay, use the ICS527-04. For a CMOS input and PECL output with zero delay, use the ICS527-03. Features * * * * * * * * * * * * * * Packaged as 28-pin SSOP (150 mil body) Synchronizes fractional clocks rising edges PECL IN to CMOS OUT Pin selectable dividers Zero input to output skew User determines the output frequency--no software needed Slices frequency or period Input clock frequency of 1.5 MHz to 200 MHz Output clock frequencies from 2.5 MHz to 160 MHz Very low jitter Duty cycle of 45/55 Operating voltage of 3.3 V Advanced, low-power CMOS process Industrial temperature version available Block Diagram R6:R0 7 PECLIN PECLIN Reference Divider Phase Comparator, Charge Pump, and Loop Filter FBIN Feedback Divider 2 VCO Output Divider Divide by 2 1 0 33 ohm CLK2 Feedback can come from CLK1 or CLK2 (not both) 2 VDD 33 ohm CLK1 SYNC 7 F6:F0 GND PDTS 2 S1:S0 DIV2 MDS 527-02 F Integrated Circuit Systems, Inc. 1 525 Race Street, San Jose, CA 95126 Revision 022806 tel (408) 297-1201 www.icst.com ICS527-02 Clock Slicer User Configurable PECL Input Zero Delay Buffer Pin Assignment R5 R6 D IV 2 S0 S1 VDD P E C L IN P E C L IN GND O ECLK2 F0 F1 F2 F3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 R4 R3 R2 R1 R0 VDD C LK1 C LK2 GND PDTS F B IN F6 F5 F4 Output Frequency Range Table S1 S0 0 0 1 1 0 1 0 1 Output Frequency (MHz) Commercial 10 - 50 5 - 40 4 - 10 20 -160 Industrial 16 - 45 8 - 33 4-8 32 - 140 CLK2 Operation Table OECLK2 0 1 1 DIV2 X 0 1 CLK2 Z SYNC CLK1/2 28-pin 150 mil body SSOP Pin Descriptions Pin Number 1,2, 24-28 3 4, 5 6, 23 7 8 9, 20 10 11-17 18 19 21 22 Pin Name R5, R6, R0-R4 DIV2 S0, S1 VDD PECLIN PECLIN GND OECLK2 F0-F6 FBIN PDTS CLK2 CLK1 Pin Type Input Input Input Power Input Input Power Input Input Input Input Output Output Pin Description Reference divider word input pins determined by user. Forms a binary number from 0 to 127. Internal pull-up. Selects CLK2 function to output a SYNC signal or a divide by 2 of CLK1 based on the table above. Internal pull-up. Select pins for output divider determined by user. See table above. Internal pull-up. Connect to +3.3 V. True PECL input clock. Complementary PECL input clock. Connect to ground CLK2 Output Enable. CLK2 tri-stated when low. Internal pull-up. Feedback divider word input pins determined by user. Forms a binary number from 0 to 127. Internal pull-up Feedback clock input Power Down. Active low. Turns off entire chip when low, both clock outputs are tri-stated. Internal pull-up. Output clock 2. Can be SYNC pulse or a low skew divide by 2 of CLK1. Output clock 1. MDS 527-02 F Integrated Circuit Systems, Inc. 2 525 Race Street, San Jose, CA 95126 Revision 022806 tel (408) 297-1201 www.icst.com ICS527-02 Clock Slicer User Configurable PECL Input Zero Delay Buffer External Components Decoupling Capacitors As with any high performance mixed-signal IC, the ICS527-02 must be isolated from system power supply noise to perform optimally. Decoupling capacitors of 0.01F must be connected between each VDD and the PCB ground plane. The capacitor must be connected close to the device to minimize lead inductance. P E C L IN P E C L IN C LK1 C LK2 p h a s e is in d e t e r m in a te C LK 1 F eedback Series Termination Resistor Clock output traces over one inch should use series termination. To series terminate a 50 trace (a commonly used trace impedance), place a 33 resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20. P E C L IN P E C L IN C LK1 C LK2 C LK 2 Feedback Using the ICS527-02 Clock Slicer First use DIV2 to select the function of the CLK2 output. If DIV2 is high, a divide by 2, low skew version of CLK1 is present on CLK2. If DIV2 is low, a SYNC pulse is generated on CLK2. The SYNC pulse goes high synchronously with the rising edges of PECLIN and CLK1 that are de-skewed. The SYNC function operates at CLK1 frequencies up to 66 MHz. If neither CLK1/2 or a SYNC pulse are required, then CLK2 should be disabled by connecting OECLK2 to ground. This will also give the lowest jitter on CLK1. Next, the feedback scheme should be chosen. If CLK2 is being used as a SYNC pulse, or is tri-stated, then CLK1 must be connected to FBIN. If CLK2 is selected to be CLK1/2 (DIV2=1, OECLK2=1) then either CLK1 or CLK2 must be connected to FBIN. The choice between CLK1 or CLK2 is illustrated by the following examples where the device has been configured to generate CLK1 that is twice the frequency on PECLIN. Using CLK1 as feedback will always result in synchronized rising edges between PECLIN and CLK1 if CLK1 is used as feedback. CLK2 could be a falling edge compared to PECLIN. Therefore, wherever possible it is recommended to use CLK2 for feedback, which will synchronize the rising edges of all three clocks. More complicated feedback schemes can be used, such as incorporating multiple output buffers in the feedback path. An example is given later in the datasheet. The fundamental property of the ICS527-02 is that it aligns rising edges on PECLIN and FBIN at a ratio determined by the reference and feedback dividers. Set S1 and S0 (page 2) based on the output frequency. Lastly, the divider settings should be selected. This is described in the following section. Determining ICS527-02 Divider Settings The user has full control in setting the desired output clock over the range shown in the table on page 2. The user should connect the divider select input pins directly to ground (or VDD, although this is not required because of internal pull-ups) during Printed Circuit Board layout, so the ICS527-02 automatically produces MDS 527-02 F Integrated Circuit Systems, Inc. 3 525 Race Street, San Jose, CA 95126 Revision 022806 tel (408) 297-1201 www.icst.com ICS527-02 Clock Slicer User Configurable PECL Input Zero Delay Buffer the correct clock when mounted on the board. It is also possible to connect the inputs to parallel I/O ports in order to switch frequencies. The output of the ICS527-02 can be determined by the following simple equation: FB Frequency = Input Frequency x ----------------------FDW + 2 RDW + 2 S0 and S1 should be selected depending on the frequency of CLK1. The table on page 2 gives the ranges. The dividers are expressed as integers. For example, if a 50 MHz output on CLK1 is desired from a 40 MHz input, the reference divider word (RDW) should be 2 and the feedback divider word (FDW) should be 3 which gives the required 5/4 multiplication. If multiple choices of dividers are available, then the lowest numbers should be used. In this example, the output divide (OD) should be selected to be 2. Then R6:R0 is 0000010, F6:F0 is 0000011 and S1:S0 is 00. Also, this example assumes CLK1 is connected to FBIN. If you need assistance determining the optimum divider settings, please send an e-mail to mk-support@icst.com with the desired input clock and the desired output frequency. Where: Reference Divider Word (RDW) = 0 to 127 Feedback Divider Word (FDW) = 0 to 127 FB Frequency is the same as either CLK1 or CLK2 depending on feedback connection Also, the following operating ranges should be observed: Input Frequency 300kHz < ------------------------------------------ < 20 MHz RDW + 2 Typical Example The layout diagram below will produce the waveforms shown on the right. VDD R5 R6 DIV2 S0 0.01F R4 R3 R2 R1 R0 VDD CLK1 CLK2 33 33 0.01F S1 VDD 40 MHz PECLIN 40 MHz 40 MHz PECLIN PECLIN GND OECLK2 F0 F1 F2 F3 50 MHz SYNC PECLIN 50 MHz CLK1 SYNC CLK2 GND PDTS FBIN F6 F5 F4 Note: The series termination resistor is located before the feedback trace MDS 527-02 F Integrated Circuit Systems, Inc. 4 525 Race Street, San Jose, CA 95126 Revision 022806 tel (408) 297-1201 www.icst.com ICS527-02 Clock Slicer User Configurable PECL Input Zero Delay Buffer Multiple Output Example In this example, an input clock of 125 MHz is used. Eight copies of 50 MHz are required as are eight copies of 25 MHz, de-skewed and aligned to the 125 MHz input clock. The following solution uses the MK74CB217 which has dual 1 to 8 buffers with low pin-to-pin skew. VDD R5 R6 DIV2 S0 0.01F R4 R3 R2 R1 R0 ICS527-02 0.01F INA QA0 QA1 QA2 VDD VDD 50M 25M 0.01F MK74CB217 INB QB0 QB1 QB2 VDD VDD 0.01F S1 VDD VDD CLK1 CLK2 GND PDTS FBIN F6 F5 F4 125 MHz 125 MHz PECLIN PECLIN GND OECLK2 F0 F1 F2 F3 QA3 QA4 GND GND QA5 QA6 QA7 OEA QB3 QB4 GND GND QB5 QB6 QB7 OEB The layout design above produces the waveforms shown below. Note: Series terminating resistors are not shown. 125 M H z, PEC LIN 25 M H z, Q A0-7 50 M H z, Q B0-7 P EC LIN not show n PCB Layout Recommendations For optimum device performance and lowest output phase noise, the following guidelines should be observed. 1) Each 0.01F decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No via's should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. 2) To minimize EMI the 33 series termination resistor, if needed, should be placed close to the clock outputs. 3) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the ICS527-02. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device. MDS 527-02 F Integrated Circuit Systems, Inc. 5 525 Race Street, San Jose, CA 95126 Revision 022806 tel (408) 297-1201 www.icst.com ICS527-02 Clock Slicer User Configurable PECL Input Zero Delay Buffer Absolute Maximum Ratings Stresses above the ratings listed below can cause permanent damage to the ICS527-02. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range. Item Supply Voltage, VDD All Inputs and Outputs Ambient Operating Temperature Storage Temperature Junction Temperature Soldering Temperature 7V Rating -0.5 V to VDD+0.5 V -40 to +85C -65 to +150C 125C 260C Recommended Operation Conditions Parameter Ambient Operating Temperature, ICS527R-02 Ambient Operating Temperature, ICS527R-02I Power Supply Voltage (measured in respect to GND) Min. 0 -40 +3.135 Typ. - - +3.3 Max. +70 +85 +3.465 Units C C V DC Electrical Characteristics Unless stated otherwise, VDD = 3.3V 5%, Ambient Temperature 0 to +70C Parameter Operating Voltage Supply Current Supply Current, Power Down Input High Voltage Input Low Voltage Input Voltage, peak-to-peak Common Mode Range Output High Voltage Output Low Voltage Symbol VDD IDD IDDPD VIH VIL Conditions 15 MHz in, 60 MHz out, no load PDTS=0 Min. 3.135 Typ. 3.3 18 20 Max. 3.465 Units V mA A V 2 0.8 PECLIN, PECLIN PECLIN, PECLIN 0.3 VDD-1.4 2.4 0.4 1 VDD-0.6 V V V V V VOH VOL IOH = -12 mA IOL = 12 mA MDS 527-02 F Integrated Circuit Systems, Inc. 6 525 Race Street, San Jose, CA 95126 Revision 022806 tel (408) 297-1201 www.icst.com ICS527-02 Clock Slicer User Configurable PECL Input Zero Delay Buffer Parameter Input Capacitance Short Circuit Current On-chip pull-up resistor Symbol CIN IOS RPU Conditions Except PECLIN and FBIN Min. Typ. 5 70 270 Max. Units pF mA k AC Electrical Characteristics Unless stated otherwise, VDD = 3.3 V 5%, Ambient Temperature -40 to +85 C Parameter Input Frequency Output Frequency, CLK1 Symbol FIN FOUT tOR tOF tOD Conditions 0 to +70C -40 to +85C Min. 1.5 2.5 4 Typ. Max. 200 160 140 Units MHz MHz MHz ns ns Output Rise Time Output Fall Time Output Duty Cycle (% high time) Power Down Time, PDTS low to clocks tri-stated Power Up Time, PDTS high to clocks stable Absolute Clock Period Jitter One sigma Clock Period Jitter Input to output skew Device to device skew 0.8 to 2.0 V, CL=15 pF 2.0 to 0.8 V, CL=15 pF Measured at VDD/2, CL=15 pF 45 1 1 50 55 50 10 % ns ms ps ps tja tjs tIO tpi Deviation from mean 90 40 PECLIN to CLK1, Note 1 Common PECLIN, measured at FBIN -250 0 250 500 ps ps Note 1: Assumes clocks with same rise time, measured from rising edges at VDD/2. MDS 527-02 F Integrated Circuit Systems, Inc. 7 525 Race Street, San Jose, CA 95126 Revision 022806 tel (408) 297-1201 www.icst.com ICS527-02 Clock Slicer User Configurable PECL Input Zero Delay Buffer Package Outline and Package Dimensions (28-pin SSOP, .150 mil Body, 0.025 mm Pitch) Package dimensions are kept current with JEDEC Publication No. 95, MO-153 28 Millimeters Symbol Min Max Inches Min Max E1 INDEX AREA E 12 D A A1 A2 b C D E E1 e L aaa 1.35 1.75 0.10 0.25 -1.50 0.20 0.30 0.18 0.25 9.80 10.00 5.80 6.20 3.80 4.00 0.635 Basic 0.40 1.27 0 8 -0.10 .053 .069 .0040 .010 -.059 .008 .012 .007 .010 .386 .394 .228 .244 .150 .157 0.025 Basic .016 .050 0 8 -0.004 A 2 A 1 A c -Ce b SEATING PLANE L aaa C Ordering Information Part / Order Number ICS527R-02 ICS527R-02T ICS527R-02I ICS527R-02IT Marking ICS527R-02 ICS527R-02 ICS527R-02I ICS527R-02I Shipping Packaging Tubes Tape and Reel Tubes Tape and Reel Package 28-pin SSOP 28-pin SSOP 28-pin SSOP 28-pin SSOP Temperature 0 to +70C 0 to +70C -40 to +85C -40 to +85C While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments MDS 527-02 F Integrated Circuit Systems, Inc. 8 525 Race Street, San Jose, CA 95126 Revision 022806 tel (408) 297-1201 www.icst.com |
Price & Availability of ICS527R-02T
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |