 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PJESD5V0Q4G QUAD TVS/ZENER ARRAY FOR ESD PROTECTION This Quad TVS/Zener Array family have been designed to protect sensitive equipment against ESD in CMOS circuitry operating at 5V. This TVS array offers an integrated solution to protect up to 4 data lines in applications, where the board space is a premium, in a Quad Flat no-Lead package that only occupies an area of 1.8 sq mm. PRELIMINARY SPECIFICATION FEATURES IEC61000-4-2 ESD 20kV air, 15kV Contact Compliance Low Leakage Current, Maximum of 1A at rated voltage Maximum Capacitance of 35pF per device at 0Vdc 1MHz Peak Power Dissipation of 40W under 8/20s Waveform Quad Flat No Lead package QFN (1.2x1.5 sq mm, Height: 0.75mm) Lead Free Package 100% Tin Plating, Matte finish 1 GND 2 3 1 APPLICATIONS Personal Digital Assistant (PDA) Digital Cameras Portable Instrumentation Mobile Phones and Accessories MP3 Players 6 5 NC 4 MAXIMUM RATINGS (Per Device) Rating Peak Pulse Power (8/20s Waveform) Peak Pulse Current (8/20s Waveform) ESD Voltage (HBM Per MIL STD883C - Method 3015-6) Operating Temperature Range Storage Temperature Range Symbol P PP I PPM V ESD TJ Tstg Value 40 4.5 25 -55 to +150 -55 to +150 Units W A kV C C ELECTRICAL CHARACTERISTICS (Per Device) Tj = 25C Parameter Reverse Stand-Off Voltage Reverse Breakdown Voltage Reverse Leakage Current Clamping Voltage (8/20s) Off State Junction Capacitance Symbol V WRM VBR IR Vc Cj I BR = 1mA VR = 5V I pp = 4A 0 Vdc Bias f = 1MHz betweeen I/O lines and Conditions Min Typical Max 5 Units V V 6 1 8.81 30 9 35 A V pF 12/16/2005 Page 1 www.panjit.com PJESD5V0Q4G TYPICAL CHARACTERISTIC CURVES (Per Device) Tj = 25C Capacitance, pF PRELIMINARY Clamping Voltage vs 8/20s Ipp Pulse Waveform 110 100 90 5 4 Percent of Ipp 80 70 60 50 40 30 20 10 Rise time 10-90% - 8s 50% of Ipp @ 20s Ipp, Amps 3 2 1 8 8.2 8.4 8.6 8.8 9 Clamping Voltage, V 0 0 5 10 15 time, sec 20 25 30 Typical Capacitance vs. Bias Voltage @1MHz 35 30 25 20 15 10 5 0 0 1 2 3 Bias Voltage, Vdc 4 5 12/16/2005 Page 2 www.panjit.com PJESD5V0Q4G PACKAGE DIMENSIONS AND SUGGESTED PAD LAYOUT 0.300.05 mm PRELIMINARY 12.0 25.0 23.0 1.50.05 mm 0.60.05 mm 1.20.05 mm 0.200.05 mm 0.350.05 mm 0.5 mm 22.04 mm 0.750.025 mm 0.20.025 mm 12.0 18.0 49.0 53.0 19.7 19.7 Suggested Pad Layout (in mils) Alternate Pad Layout SOT666 (in mils) 12/16/2005 Page 3 www.panjit.com |
Price & Availability of PJESD5V0Q4G
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |