![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
TB62710P/F/FN TOAHIBA Bi-CMOS Integrated Circuit Silicon Monolithic TB62710P, TB62710F, TB62710FN 8-Bit Constant-Current LED Driver for Cathode Common LED The TB62710P, TB62710F and TB62710FN are specifically designed for use as LED and LED display (cathode-common) Constant-current drivers. The constant-current output circuits can be set up using an external resistor (IOUT = -90 mA max). These ICs are monolithic integrated circuits have been designed using the Bi-CMOS process. The devices consist of an 8-bit shift register, a latch, an ANDgate and constant-current drivers. TB62710P FEATURES * Constant-current output: A single resistor can be used to set any output current in the range -5~-90 mA. Maximum clock frequency: fCLK = 15 MHz (operating while connected in cascade, Topr = 25C) 5-V CMOS compatible input Packages: P-type: DIP20-P-300-2.54A F-type: SSOP24-P-300-1.00 FN-type: SSOP20-P-225-0.65A Constant-output-current accuracy: Output - GND Voltage > 2.0 V (min) = > 1.5 V (min) = Current accuracy between bits between ICs 6% 15% Output Current (max) -5~-90 mA -5~-40 mA TB62710F * * * TB62710FN * Weight: DIP20-P-300-2.54A: 2.25 g (Typ.) SSOP24-P-300-1.00: 0.33 g (Typ.) SSOP20-P-225-0.65A: 0.10 g (Typ.) Company Headquarters 3 Northway Lane North Latham, New York 12110 Toll Free: 800.984.5337 Fax: 518.785.4725 Web: www.marktechopto.com | Email: info@marktechopto.com California Sales Office: 950 South Coast Drive, Suite 265 Costa Mesa, California 92626 Toll Free: 800.984.5337 Fax: 714.850.9314 TB62710P/F/FN Pin Assignment (top view) P- & FN-types GND SERIAL-IN CLOCK LATCH NC VCC OUT0 OUT1 OUT2 OUT3 VDD R-EXT SERIAL-OUT1 ENABLE SERIAL-OUT2 VCC OUT7 OUT6 OUT5 OUT4 GND SERIAL-IN CLOCK NC LATCH NC VCC NC OUT0 OUT1 OUT2 OUT3 F-type VDD R-EXT SERIAL-OUT1 ENABLE SERIAL-OUT2 NC VCC NC OUT7 OUT6 OUT5 OUT4 Block Diagram OUT0 OUT1 OUT7 R-EXT I-REG VCC VCC VCC ENABLE Q ST LATCH Q D ST D ST Q D D CK Q SERIAL-OUT2 SERIAL-OUT1 SERIAL-IN D CK Q D CK Q D CK Q CLOCK Truth Table CLOCK LATCH ENABLE L L L L H SERIAL-IN Dn Dn + 1 Dn + 2 Dn + 3 Dn + 3 OUT0... OUT5 ... OUT7 Dn ... Dn - 5 ... Dn - 7 No Change Dn + 2 ... Dn - 3 ... Dn - 5 Dn + 2 ... Dn - 3 ... Dn - 5 OFF SERIAL-OUT Dn - 7 Dn - 6 Dn - 5 Dn - 5 Dn - 5 H L H X X Note 1: OUT0~OUT7 = ON when Dn = "H"; OUT0~OUT7 = OFF when Dn = "L". In order to ensure that the level of the power supply voltate is correct, an external resistor must be connected between R-EXT and GND. 2 2001-04-16 TB62710P/F/FN Timing Diagram n=1 CLOCK 0V 5V SERIAL-IN 0V 5V LATCH 2 3 4 5 6 7 8 5V 0V 5V ENABLE 0V OUT0 OFF OUT1 OFF ON OFF OUT6 OFF OUT7 OFF ON OFF 5V SERIAL-OUT1 0V 5V SERIAL-OUT2 0V Note 2: The latches circuit holds data by pulling the LATCH terminal Low. And, when LATCH terminal is a "H" level, latch circuit doesn't hold data, and it passes from the input to the output. When ENABLE terminal is a "L" level, output terminal OUT0~ OUT7 respond to the data, and on & off does. And, when ENABLE terminal is a "H" level, it offs with the output terminal regardless of the data. 3 2001-04-16 TB62710P/F/FN Terminal Description Pin No. P/FN-Type 1 2 3 F-Type 1 2 3 GND SERIAL-IN CLOCK GND terminal for control logic Input terminal for serial data for data shift register Input terminal for clock for data shift on rising edge Input terminal for data strobe 4 5 LATCH Pin Name Function When the LATCH input is driven High, data is latched. When it is pulled Low, data is hold. 0 V~17 V supply voltage terminal for LED Output terminals Input terminal for output enable. 6, 15 7~14 7, 18 9~16 VCC OUT0~OUT7 17 21 ENABLE All outputs (OUT0~OUT7) are turned off, when the ENABLE terminal is driven High. And are turned on, when the terminal is driven Low. 16 18 19 20 5 20 22 23 24 4, 6, 8, 17, 19 SERIAL-OUT2 Output terminal for serial data input on SERIAL-IN terminal SERIAL-OUT1 Output terminal for serial data input on SERIAL-IN terminal R-EXT VDD NC Input terminal used to connect an external resistor. This regulated the output current. 5-V supply voltage terminal Not connected Equivalent Circuits For Inputs and Outputs ENABLE terminal R (UP) VDD 300 k LATCH terminal VDD ENABLE LATCH GND GND R (DOWN) CLOCK, SERIAL-IN terminal VDD SERIAL-OUT1 and SERIAL-OUT2 terminals VDD CLOCK, SERIAL-IN 200 k SERIAL-OUT1, 2 GND GND 4 2001-04-16 TB62710P/F/FN Maximum Ratings (Topr = 25C) Characteristic Supply voltage Supply voltage for LED Input voltage Output current Output voltage Clock frequency VCC terminal current P-type (when not mounted) Power Dissipation F-type (when not mounted) Symbol VDD VLED VIN IOUT VOUT fCLK IVCC Pd1 Rating 0~7.0 0~17.0 -0.4~VDD + 0.4 -90 -0.4~17 15 1440 1.47 0.59 Pd2 0.83 0.71 Pd3 0.96 Rth (j-a) 1 85 210 Rth (j-a) 2 150 175 Rth (j-a) 3 130 Topr Tstg -40~85 -55~150 C C C/W W Unit V V V mA V MHz mA (Note 3) F-type (on PCB) FN-type (when not mounted) FN-type (on PCB) P-type (when not mounted) Thermal Resistance (Note 3) F-type (when not mounted) F-type (on PCB) FN-type (when not mounted) FN-type (on PCB) Operating Temperature Storage Temperature Note 3: P-Type: Powes dissipation is derated by 12.5 mW/C if device is mounted on PCB and ambient temperature is above 25C. F-Type: Powes dissipation is derated by 6.7 mW/C if device is mounted on PCB and ambient temperature is above 25C. With device mounted on PCB of 60% Cu and of dimensions 50 mm x 50 mm x 1.6 mm FN-Type: Powes dissipation is derated by 7.7 mW/C if device is mounted on PCB and ambient temperature is above 25C. With device mounted on PCB of 40% Cu and of dimensions 50 mm x 50 mm x 1.6 mm 5 2001-04-16 TB62710P/F/FN Recommended Operating Conditions (Topr = -40C ~85C unless otherwise specified) Characteristic Supply voltage Symbol VDD VCC1 Supply voltage for LED VCC2 Output voltage VOUT IOUT Output current IOH IOL VIH Input voltage VIL LATCH pulse width Conditions VCC - VOUT > 2.0 V, = IOUT < -90 mA = VCC - VOUT > 1.5 V, = IOUT < -40 mA = VCC common DC1 circuit SERIAL-OUT1, 2 SERIAL-OUT1, 2 Min 4.5 4 3.5 0 -5 0.7 VDD -0.3 Typ. 5.0 Max 5.5 17 Unit V V 17 -17 -78 -1.0 1.0 VDD + 0.3 0.3 VDD 10.0 0.76 0.43 0.50 W ns ns ns ns ns ns mA V VDD = 4.5~5.5 V V twLAT twCLK twENA tsetup thold tCLK VDD = 4.5~5.5 V VDD = 4.5~5.5 V VDD = 4.5~5.5 V VDD = 4.5~5.5 V VDD = 4.5~5.5 V VDD = 4.5~5.5 V, Cascade operation When not mounted Topr = 85C On PCB 100 50 1000 100 100 CLOCK pulse width ENABLE pulse width Set-up time for DATA Hold time for DATA Clock frequency P-type Power Dissipation F-type FN-type Pd1 Pd2 Pd3 6 2001-04-16 TB62710P/F/FN Electrical Characteristics (Topr = 25C, VDD = 5 V, VCC = 17 V unless otherwise specified) Characteristic Output leakage current Output voltage SERIAL-OUT 1, 2 Symbol ILEAK VOH VOL IOUT1 Output current (including current skewing) IOUT2 IOUT3 Current skew Supply voltage regulation Pull-up resistor Pull-down resistor IOUT %/VDD Rin (Up) Rin (Down) IDD (OFF) IDD (ON) 1 Test circuit Conditions VCC = 17.0 V IOH = -1.0 mA IOL = 1.0 mA VCC = 4 V, R = 360 VOUT = VCC - 2.0 V EXT VCC = 4 V, R = 620 VOUT = VCC - 2.0 V EXT VCC = 3.5 V, R = 620 VOUT = VCC - 1.5 V EXT Same as IOUT1, IOUT2 and IOUT3 Ta = -40~85C All outputs = OFF DATA = ALL "H", All outputs = ON (no load) DATA = ALL "H", All outputs = ON (no load) DATA = ALL "L", All outputs = OFF (no load) DATA = ALL "H", All outputs = ON (no load) REXT = OPEN REXT = 360 REXT = 360 Min 4.6 -62.1 -34.0 -32.3 150 100 Typ. -73.0 -40.0 -38.0 1.5 1.5 300 200 0.6 7.5 Max -10 0.4 -83.9 -46.0 -43.7 6.0 5.0 600 400 1.2 10.0 % %/V k k mA Unit A V VDD Supply current IDD (ON) 2 REXT = 620 4.0 7.0 mA ICC (OFF) VCC ICC (ON) REXT = 620 0.5 1.0 REXT = 360 42.0 52.0 7 2001-04-16 TB62710P/F/FN Switching Characteristics (Topr = 25C unless otherwise specifed) Characteristic CLK-OUTn Propagation delay time ("L" to "H") LATCH -OUTn Symbol Test circuit Conditions Min Typ. Max Unit ENABLE -OUTn CLK-SOUTn CLK-OUTn tpLH VDD = 5.0 V, VCC = 17.0 V VOUT = VCC - 2.0 V VIH = VDD, VIL = GND REXT = 620 CL = 10.5 pF tor: 10~90% tof: 90~10% tpLH: 50~10% tpHL: 50~90% 200 450 ns 20 70 Propagation delay time ("H" to "L") LATCH -OUTn ENABLE -OUTn CLK-SOUTn tpHL 60 180 ns 20 20 10 25 70 30 25 50 ns ns Pulse width Set-up time LATCH /SIN/ CLOCK Hold time LATCH /SIN/ CLOCK CLK LATCH twCLK twLAT tsetup DATA = "L" "H" DATA = "H" "L" Rise time thold Set the switching characteristics according to the result of measuring the voltage waveform. 0 30 ns Slow clock Fall time (Note 4) (Note 4) tr tf tor tof 25 250 55 450 10 10 110 600 s s ns ns Output rise time Output fall time Note 4: If the device is connected in a cascade and tr/tf for the waveform is large, it may not be possible to achieve the timing required for data transfer. Please consider the timings carefully. 8 2001-04-16 TB62710P/F/FN Test Circuit DC Characteristic IDD ILED VDD ENABLE CLOCK IIL, IIH LATCH VCC OUT0 IOUT OUT7 SERIAL-OUT1, SERIAL-OUT2 GND SERIAL-IN VIL, VIH AC Characteristic VDD Function Generator VIH, VIL ENABLE CLOCK VCC OUT0 RL CL RL LATCH OUT7 CL SERIAL-IN SERIAL-OUT1, 2 GND Logic input waveform CL VDD = VIH = 5.0 V VIL = 0 V tr = tf = 10 ns (10% to 90%) 9 2001-04-16 TB62710P/F/FN Timing Waveforms 1. CLOCK, SERIAL OUTn tr 90% CLOCK 10% twCLK 50% 10% 50% 50% tr SERIAL-IN tsetup tof 90% OUTn tpHL tpLH 50% 10% 50% tor tpLH 90% 50% 10% tpHL SERIAL-OUT1 50% 50% tpLH tpHL SERIAL-OUT2 50% 50% 2. CLOCK, LATCH CLOCK 50% 50% twCLK SERIAL-IN tsetup LATCH 50% twLAT 50% 3. ENABLE - OUTn ENABLE 50% tpLH 50% tpHL ON 50% 50% OFF OUTn 10 2001-04-16 TB62710P/F/FN Reference Data (duty curves + package power dissipation) IOUT - Duty on PCB 80 70 60 Topr = 85C, VCC - VOUT = 2.0 V Tj = 120C 80 70 60 IOUT - Duty on PCB (mA) 50 40 (mA) IOUT 50 40 30 20 IOUT 30 20 TB62710FN 10 0 0 TB62710F TB62710P 20 40 60 80 100 TB62710FN 10 0 0 TB62710F TB62710P 20 40 Topr = 60C, VCC - VOUT = 2.0 V Tj = 120C 60 80 100 Duty (%) Duty (%) IOUT - Duty on PCB 80 70 P-type FREE AIR 60 1.5 2.0 Pd - Topr (mA) 50 40 (W/IC) 1.0 F-type ON PCB IOUT 30 20 TB62710FN 10 0 0 TB62710F TB62710P 20 40 Topr = 25C, VCC - VOUT = 2.0 V Tj = 120C 60 80 100 Pd FN-type ON PCB 0.5 0 0 25 50 75 100 Duty (%) Topr (C) IOUT - REXT 90 80 70 60 50 85C 40 30 20 VDD = 5.0 V, Topr = -40C 25C IOUT (mA) = (1.26 / REXT ()) x 18 IOUT (mA) VCE = 2.0 V, 10 V CC = 17.0 V 0 100 500 1000 5000 10000 REXT () 11 2001-04-16 TB62710P/F/FN The bottom figure shows an application circuit. For best results, this IC should be operated with VO = 2.0 V. VO (V) = VCC - VOUT = VCC - Vf (LED) - VCE1 When VCC is high and the Vf of the LED is low. VO is also high , the increase in power dissipation may in turn adversely affect the IC's output current. In this case, reduce the voltage by connecting an external resistor. In this way the IC's output current can be stabilized. VCC - Vf - VO (min) IOUT (max) x BIT number (max) R= It is looked for. it is also possible that the IC will operate in an unstable manner due to the inductance of the wiring. To counter this, it is recommended that the IC be situated as close as possible on the PCB to the LED module, and as far as possible from other ICs. Otherwise, there is the risk that the IC will malfunction. Application VDD R VLED = 5~17 (V) n SCAN VCC ENABLE CLOCK LATCH VCC OUT0 OUT7 SERIAL-IN R-EXT GND SERIAL-OUT1, SERIAL-OUT2 CPU VCC ENABLE CLOCK LATCH VCC OUT0 VCE1 OUT7 SERIAL-IN R-EXT GND SERIAL-OUT1, SERIAL-OUT2 VO = VCC - Vf (LED) - VCE1 For best results, operate at VO = 2.0 V 12 2001-04-16 TB62710P/F/FN Notes * Operation may become unstable due to the electromagnetic interference caused by the wiring and other phenomena. To counter this, it is recommended that the IC be situated as close as possible to the LED module. If overvoltage is caused by inductance between the LED and the output terminals, both the LED and the terminals may suffer damage as a result. There is only one GND terminal on this device when the inductance in the GND line and the resistor are large, the device may malfunction due to the GND noise when output switchings by the circuit board pattern and wiring. To achieve stable operation, it is necessary to connect a resistor between the REXT terminal and the GND line. Fluctuation in the output waveform is likely to occur when the GND line is unstable or when a capacitor (of more than 50 pF) is used. Therefore, take care when designing the circuit board pattern layout and the wiring from the controller. This application circuit is a reference example and is not guaranteed to work in all conditions. Be sure to check the operation of your circuits. This device does not include protection circuits for overvoltage, overcurrent or overtemperature. If protection is necessary, it must be incorporated into the control circuitry. The device is likely to be destroyed if a short-circuit occurs between either of the power supply pins and any of the output terminals when designing circuits, pay special attention to the positions of the output terminals and the power supply terminals (VDD and VLED), and to the design of the GND line. * * * * 13 2001-04-16 TB62710P/F/FN Package Dimensions : 2.25 g () 14 2001-04-16 TB62710P/F/FN Package Dimensions : 0.33 g () 15 2001-04-16 TB62710P/F/FN Package Dimensions : .0.10 g () 16 2001-04-16 TB62710P/F/FN RESTRICTIONS ON PRODUCT USE 000707EBA * TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. * The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. * The products described in this document are subject to the foreign exchange and foreign trade laws. * The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. * The information contained herein is subject to change without notice. 17 2001-04-16 |
Price & Availability of TB62710P
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |