 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| PJSMF05LC 5-TVS/ZENER ARRAY FOR ESD AND LATCH-UP PROTECTION This 5-TVS/Zener Array has been designed to Protect Sensitive Equipment against ESD and to prevent Latch-Up events in CMOS circuitry operating at 5Vdc and below. This TVS array offers an integrated solution to protect up to 5 data lines where the board space is a premium. PRELIMINARY SPECIFICATION FEATURES 100W Power Dissipation (8/20s Waveform) Low Leakage Current, Maximum of 0.5A @ 5Vdc Very Low Clamping Voltage, Max of 10V @ 9Apk 8/20s IEC61000-4-2 ESD 20kV air, 15kV Contact Compliance Max off state Capacitance of 90pF @ 0Vdc 1 MHz -Industry Standard Surface Mount Package SOT363 (SC70-6L) 6 5 4 1 APPLICATIONS Personal Digital Assistant (PDA) SIM Card Port Protection (Mobile Phone) Portable Instrumentation Mobile Phones and Accessories Memory Card Port Protection 1 2 3 SOT363 MAXIMUM RATINGS (Per Device) Rating Peak Pulse Power (8/20s Waveform) Peak Pulse Current (8/20s Waveform) ESD Voltage (HBM) Operating Temperature Range Storage Temperature Range Symbol P pp I pp V ESD TJ Tstg Value 100 10 >25 -55 to +150 -55 to + 150 Units W A kV C C ELECTRICAL CHARACTERISTICS (Per Device) Tj = 25C Parameter Reverse Stand-Off Voltage Reverse Breakdown Voltage Reverse Leakage Current Clamping Voltage (8/20s) Clamping Voltage (8/20s) Off State Junction Capacitance Off State Junction Capacitance Symbol VWRM VBR IR Vcl Vcl Cj Cj I BR = 1 mA VR = 5V I pp = 5A I pp = 9A 0 Vdc Bias f = 1MHz Between I/O pins and pin 2 5 Vdc Bias f = 1MHz Between I/O pins and pin 2 Conditions Min Typical Max 5 Units V V A V V pF pF 6 7.2 0.5 9 10 90 45 2/13/2004 Page 1 www.panjit.com PJSMF05LC TYPICAL CHARACTERISTICS 25C unless otherwise noted Capacitance, pF Ipp, Amps Current, A PRELIMINARY Non-Repetitive Peak Pulse Power vs Pulse Time 1000 Peak Pulse Power - Ppp (W) Pulse Waveform 110 100 90 80 70 60 50 40 30 20 10 0 0 100 Percent of Ipp 50% of Ipp @ 20s R tim 10-90% - 8s ise e 10 1 10 100 1000 Pulse Duration, sec 5 10 15 20 25 30 time, sec Capacitance vs. Biasing Voltage @1MHz Clamping Voltage vs Ipp 8x20sec Surge 100 10 9 8 7 6 5 4 3 2 1 0 6 7 8 9 10 11 Clamping Voltage, V 90 80 70 60 50 40 30 0 1 2 3 4 5 Bias Voltage, Vdc Typical Leakage Current vs Temperature 0.1000 0.0100 5V 0.0010 3V 0.0001 25 50 75 Temp,C 100 125 150 2/13/2004 Page 2 www.panjit.com PJSMF05LC TYPICAL APPLICATION EXAMPLE I/O1 I/O2 PRELIMINARY I/O3 I/O4 I/O5 Ground (Pin 2) PACKAGE LAYOUT DIMENSIONS 2/13/2004 Page 3 www.panjit.com |
Price & Availability of PJSMF05LC04
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |