 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SCG2500 Synchronous Clock Generators 2111 Comprehensive Drive Aurora, Illinois 60505 Phone: 630- 851- 4722 Fax: 630- 851- 5040 www.conwin.com General Description The SCG2500 is a mixed-signal phase lock loop generating CMOS outputs from an intrinsically low jitter voltage controlled crystal oscillator. The SCG2500 can lock to one of two possible input reference frequencies at 8 kHz which is selectable using one input select pin. Further features include an alarm output to indicate Loss of Reference, LOR, or Loss of Lock, LOL. If only one of the references is lost, the unit will disable its phase detector and will signal an alarm, but will not switch reference automatically. If both references are lost, the SCG2500 will enter a Free Run state which will guarantee a 20 ppm accurate output. Additionally, the Free Run mode may be entered manually by applying a high signal to the Force Free Run pin. If the unit is in Free Run mode, the Free Run status pin will be high. All outputs, except the Oscillator Output, may be put into the tri-state high impedance condition for external testing purposes by applying a high signal to the Reset/ Tri-State pin. The filtered 8 kHz is derived from the oscillator output. The offset between the filtered output and the reference input will change with each reference rearrangement. The package maximum dimensions are .780" x .830" x .35" on a six layer FR4 board with surface mount pins. Parts are assembled using high temperature solder to withstand surface mount reflow process. Features * Phase Locked Output Frequency Control * Intrinsically Low Jitter Crystal Oscillator * Two Selectable References @ 8 kHz * Alarm Output * Tri-Statable Alarm Outputs and Reference Output * Force Free Run Function * Automatic Free Run Operation upon loss of both references * Input Duty Cycle Tolerant * 3.3 Volt Power Supply * Small Size: 0.78" x 0.83" x 0.35" maximum * Surface Mount, DIL Package US Headquarters: 630-851-4722 European Headquarters: +353-61-472221 Absolute Maximum Rating Table 1 Symbol VCC VI TS Parameter Power Supply Voltage Input Voltage Storage Temperature Minimum -0.5 -0.5 -65.0 Nominal - Maximum +4.0 +5.5 +150.0 Units Volts Volts C Notes Operating Specifications Table 2 Parameter Voltage Current Oscillator Output Frequencies Temperature Range Input Frequency Ref 1 and Ref 2 Input Jitter Tolerance (Jitter Frequencies > 10 Hz) Specifications 3.3V 5% 150 mA @ 3.46V 1.544, 2.048, 19.44, 20.48, 44.736, 51.84, and 77.76 MHz 0 to 70C 8 kHz 31.25us Typical < 10 Hz Approximately 1 second 25 ppm Minimum 40/60 % Min/Max @ 50% Level 3 nS @ 20% to 80% output level 30 pF LOR/LOL Status Signal Output 20 ppm Fr4 SM 0.78" x 0.83" x 0.350" (Maximum) GR-253-CORE, 1999 R5-136 Notes 1.0 2.0 Jitter Bandwidth Acquisition Time Capture/Pull-In Range Output Duty Cycle Output Rise and Fall Time Output Load Alarm Free Run Accuracy Package MTIE @ Synchronization Rearrangement 3.0 4.0, 4.1 Input and Output Characteristics Table 3 Symbol VIH VIL TIO COUT VHO VIO TIR Parameter High level input voltage Low level input voltage I/O to output valid Output capacitance High level output voltage loh = -4mA Low Level output voltage lo1 = 8mA Input reference signal pulse width Minimum 2.0 0 2.40 30 Nominal - Maximum 5.5 0.8 10 10 0.4 - Units V V nS pF nS Notes Vcc Min Vcc Max Preliminary Data Sheet #: SG027 Page 2 of 10 Rev: 02 Date: 03/15/02 (c) Copyright 2002 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice Output Jitter Specifications Table 4 Frequency (MHz) 1.544 2.048 19.44 20.48 34.368 44.736 51.84 77.76 All SCG2500 Models (Ver. 2) Jitter BW 10 Hz - 1 MHz pS (RMS) m UI 30 Typ. 30 Typ. 10 Typ. 10 Typ. 10 Typ. 10 Typ. 10 Typ. 10 Typ. 0.046 Typ. 0.061 Typ. 0.194 Typ. 0.205 Typ. 0.344Typ. 0.447Typ. 0.518 Typ. 0.778Typ. SONET Jitter BW 12 kHz - 20 MHz pS (RMS) m UI 4 Typ. 4 Typ. 1 Max., 0.5 Typ. 1 Max., 0.5 Typ. 1 Max., 0.5 Typ. 1 Max., 0.5 Typ. 1 Max., 0.5 Typ. 1 Max., 0.5 Typ. 0.006 Typ. 0.008 Typ. 0.019 Max. 0.020 Max. 0.034Max. 0.045 Max. 0.052 Max. 0.078 Max. Input Selection / Output Response Table 5 INPUTS Reset/ Tri-State 1 0 0 0 0 0 0 0 All SCG2500 Models OUPUTS REFB X X A A A NA NA NA SELAB X X 0 1 0 1 0 X REFA X X A NA NA A A NA FR X 1 0 0 0 0 0 0 FRstatus TS 1 0 0 0 0 0 1 Alarm TS 1 0 0 1 1 0 1 Oscillator 8 kHz Output Output FR FR LRA LRB U U LRA FR TS FR LRAD LRBD U U LRAD FR Notes 5.0 5.0 TS = Tri-State FR = Free Run LRA = Locked to Ref A LRB = Locked to Reb B U = Unstable LRAD = Locked to Ref A and divided down LRAB = Locked to ref B and divided down X = Don't care NOTES: 1.0 Requires external regulation 2.0 Externally selectable via Input Select AB 3.0 From a 20 ppm offset in reference frequency 4.0 Entry into Free Run doesn't meet requirement for initial 2.33 seconds of self-timing 4.1 If the selected reference is removed, system response to the ALARM must be less than 10s 5.0 On alarm assertion, switch references. If alarm is still active, force Free Run Preliminary Data Sheet #: SG027 (c) Copyright 2002 The Connor-Winfield Corp. Page 3 of 10 Rev: 02 Date: 03/15/02 All Rights Reserved Specifications subject to change without notice Circuit Board Footprint Figure 1 0.800 (20.32mm) 0.640 0.080 (16.26mm) (2.03mm) 0.050 TYP (1.27mm) Pin Connections Table 6 Pin 1 2 3 0.100 TYP (2.54mm) Connection Filtered 8 kHz Output TCK TMS Ground Force Free Run / TDI (1 = Free Run) Alarm Output (1 = Alarm) REF B REF A Oscillator Output Free Run Status Output (FR = 1) Vcc TDO Reset / Tri-State Input Reference Select AB (A = 0, B = 1) 4 5 6 7 0.050 TYP (1.27mm) 0.650 (16.51mm) 8 9 10 11 12 13 14 Block Diagram Figure 2 FREE RUN STATUS OUTPUT FORCE FREE RUN ALARM OUTPUT OSCILLATOR OUTPUT REFA REFB 8 kHz PHASE ALIGNER DPFD ANALOG FILTER LOW JITTER VCXO SELECT AB 1/N 8 kHz OUTPUT TRI-STATE/ RESET Preliminary Data Sheet #: SG027 Page 4 of 10 Rev: 02 Date: 03/15/02 (c) Copyright 2002 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice Package Maximum Dimensions Figure 3 Preliminary Data Sheet #: SG027 (c) Copyright 2002 The Connor-Winfield Corp. Page 5 of 10 Rev: 02 Date: 03/15/02 All Rights Reserved Specifications subject to change without notice Loss of Reference Condition Alarm Timing Figure 4 Start-up Region Alarm Output (LOR + LOL) LOR (Internal Signal) 4 LOL (Internal Signal) 2 3 Phase Detector (Internal Signal) 1 1 External Reference (Selected Input A or B) Internal Reference (Internal Signal) 2 2 2 2 2 2 2 2 2 2 2 2 2 2 AlarmTiming Legend Use for all alarm timing diagrams Table 7 19.44 MHz Reference Input Units 8 kHz Reference Input Units < 31.25 sec 31.25 sec > 31.25 sec 125 sec wide range Minimum pulse width = 62.5 sec 1 2 3 4 5 Start-up Region < 1 sec 1 sec > 1 sec LOR is active when LOL is active Minimum pulse width = 2 sec During Start-up, The LOL Alaram will pulse during the few seconds of operation Preliminary Data Sheet #: SG027 Page 6 of 10 Rev: 02 Date: 03/15/02 (c) Copyright 2002 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice Loss of Lock Condition Alarm Timing Figure 5 Alarm Output (LOR + LOL) LOR (Internal Signal) LOL (Internal Signal) 5 Phase Detector (Internal Signal) 1 1 3 3 1 1 1 External Reference (Selected Input A or B) Internal Reference (Internal Signal) 2 2 2 2 2 2 2 2 2 2 2 2 2 2 Preliminary Data Sheet #: SG027 (c) Copyright 2002 The Connor-Winfield Corp. Page 7 of 10 Rev: 02 Date: 03/15/02 All Rights Reserved Specifications subject to change without notice Tape and Reel Packaging Figure 6 1.31 .08 8.45 DIA (214.6mm) DIA (2.0mm) (33.27mm) .08 (2.0mm) 13.00 (330.2mm) .08 (2.0mm) (80mm) 3.15 1.00 DIA (25.4mm) MEETS EIA-481A AND EIAJ-1009B 250 PCS/REEL MAXIMUM POCKET SIZE (Ao) (Bo) (Ko) 20.92mm (.824") 21.17mm (.833") 9.49mm (.374") 6.99mm (.275") DIRECTION OF FEED (CUSTOMER) .157 (4mm) (KI) .063 (1.6mm) DIA. .059 (1.5mm) DIA. .079 (2mm) (1.75mm) 32mm (1.26") WIDTH 32mm (1.26") PITCH 3 BD .069 .138 (3.51mm) .559 (14.2mm) 1.26 (32.0mm) 1.118 (28.4mm) W (6.00mm) .383 .236 (9.74mm) .833 (Bo) (21.17mm) .072 .065 .236 (6.0mm) (1.85mm) (1.65mm) .063 .059 1.260 P (32.0mm) (1.6mm) (1.5mm) .079 (2mm) DIA. MIN. .014 (.36mm) .118 3 AD (3.00mm) 45 19.4 .275 (6.99mm) .374 (9.49mm) (Ko) .076 (1.93mm) (20.92mm) .824 Preliminary Data Sheet #: SG027 Page 8 of 10 Rev: 02 Date: 03/15/02 (c) Copyright 2002 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice Solder Profile Figure 7 250 200 Temp (Deg C) 150 100 50 0 1 2 3 4 5 6 7 8 Time (minutes) Recommended Reflow Profile Peak Temp: 217 Deg C Max Rise Slope: 1.5 Deg C/Sec Time Above 150 C: 100 Sec Ordering Information SCG{XXXX}-{FFF.FFF}{M} XXXX equals a specific model (2500) FFF.FFF equals the Oscillator Output frequency (001.544, 002.048, 019.44, 020.48, 034.368, 044.736, 051.84, 077.76) M equals MHZ and is added to all part numbers Example: To order an SCG2500 with an Oscillator Output of 77.76 MHz, Order part number SCG2500-077.76M Please contact Connor-Winfield for other frequencies that may be available. Preliminary Data Sheet #: SG027 (c) Copyright 2002 The Connor-Winfield Corp. Page 9 of 10 Rev: 02 Date: 03/15/02 All Rights Reserved Specifications subject to change without notice Revision 00 01 02 Revision Date 4/24/01 7/24/01 3/15/02 Note Product Release Reformatted to new Style Updated Jitter Table |
Price & Availability of SCG2500
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |