View M38040FCHSP_4547276.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

3804 Group (Spec.H)
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
REJ03B0131-0101Z Rev.1.01 Jan 25, 2005
DESCRIPTION
The 3804 group (Spec. H) is the 8-bit microcomputer based on the 740 family core technology. The 3804 group (Spec. H) is designed for household products, office automation equipment, and controlling systems that require analog signal processing, including the A/D converter and D/A converters.
FEATURES
q Basic machine-language instructions ...................................... 71 q Minimum instruction execution time ................................ 0.24 s (at 16.8 MHz oscillation frequency) q Memory size Flash memory .............................................................. 60 K bytes RAM ............................................................................ 2048 bytes q Programmable input/output ports ............................................ 56 q Software pull-up resistors ................................................. Built-in q Interrupts 21 sources, 16 vectors ................................................................. (external 8, internal 12, software 1) q Timers ........................................................................... 16-bit 1 8-bit 4 (with 8-bit prescaler) q Watchdog timer ............................................................ 16-bit 1 q Serial interface Serial I/O1, 3 ............... 8-bit 2 (UART or Clock-synchronized) Serial I/O2 ................................... 8-bit 1 (Clock-synchronized) q PWM ............................................ 8-bit 1 (with 8-bit prescaler) q Multi-master I2C-BUS interface ................................... 1 channel q A/D converter ............................................. 10-bit 16 channels (8-bit reading enabled) q D/A converter .................................................. 8-bit 2 channels q LED direct drive port .................................................................. 8 q Clock generating circuit ..................................... Built-in 2 circuits (connect to external ceramic resonator or quartz-crystal oscillator)
qPower source voltage In high-speed mode At 16.8 MHz oscillation frequency ............................ 4.5 to 5.5 V At 12.5 MHz oscillation frequency ............................ 4.0 to 5.5 V At 8.4 MHz oscillation frequency) ............................. 2.7 to 5.5 V In middle-speed mode At 16.8 MHz oscillation frequency ............................ 4.5 to 5.5 V At 12.5 MHz oscillation frequency ............................ 2.7 to 5.5 V In low-speed mode At 32 kHz oscillation frequency ................................. 2.7 to 5.5 V qPower dissipation In high-speed mode ............................................. 27.5 mW (typ.) (at 16.8 MHz oscillation frequency, at 5 V power source voltage) In low-speed mode ............................................... 1200 W (typ.) (at 32 kHz oscillation frequency, at 3 V power source voltage) qOperating temperature range .................................... -20 to 85C qPackages SP .................................................. 64P4B (64-pin 750 mil SDIP) FP ....................................... 64P6N-A (64-pin 14 14 mm QFP) HP ..................................... 64P6Q-A (64-pin 10 10 mm LQFP) KP ..................................... 64P6U-A (64-pin 14 14 mm LQFP) qPower source voltage ...................................... Vcc = 2.7 to 5.5 V qProgram/Erase voltage .................................... Vcc = 2.7 to 5.5 V qProgramming method ...................... Programming in unit of byte qErasing method ...................................................... Block erasing qProgram/Erase control by software command qNumber of times for programming/erasing ............................ 100 sNotes Cannot be used for application embedded in the MCU card.
Currently support products are listed below. Table 1 Support products Product name M38049FFHSP M38049FFHFP M38049FFHHP M38049FFHKP Flash memory size (bytes) RAM size (bytes) Package 64P4B 64P6N-A 64P6Q-A 64P6U-A Remarks
61440
2048
Vcc = 2.7 to 5.5 V
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 1 of 114
3804 Group (Spec. H)
PIN CONFIGURATION (TOP VIEW)
P01/AN9 P02/AN10 P07/AN15 P10/INT41 P11/INT01 P03/AN11 P04/AN12 P00/AN8 P05/AN13 P06/AN14 P13 P14 P15 35 P16 34 P12 P17 33
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
48
41
46
47
45
40
42
43
P37/SRDY3 P36/SCLK3 P35/TXD3 P34/RXD3 P33/SCL P32/SDA P31/DA2 P30/DA1 VCC VREF AVSS P67/AN7 P66/AN6 P65/AN5 P64/AN4 P63/AN3
49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
44
39
38
37
36
P20(LED0) P21(LED1) P22(LED2) P23(LED3) P24(LED4) P25(LED5) P26(LED6) P27(LED7) VSS XOUT XIN P40/INT40/XCOUT P41/INT00/XCIN RESET CNVSS P42/INT1
M38049FFHFP/HP/KP
13
14 P45/TXD1
10
P62/AN2
P60/AN0
P56/PWM
P54/CNTR0
P55/CNTR1
P53/SRDY2
P51/SOUT2
P57/INT3
P61/AN1
P52/SCLK2
P50/SIN2
11
12
15 P44/RXD1
P47/SRDY1/CNTR2
Package type : 64P6N-A/64P6Q-A/64P6U-A
Fig. 1 3804 group (Spec. H) pin configuration
PIN CONFIGURATION (TOP VIEW)
VCC VREF AVSS P67/AN7 P66/AN6 P65/AN5 P64/AN4 P63/AN3 P62/AN2 P61/AN1 P60/AN0 P57/INT3 P56/PWM P55/CNTR1 P54/CNTR0 P53/SRDY2 P52/SCLK2 P51/SOUT2 P50/SIN2 P47/SRDY1/CNTR2 P46/SCLK1 P45/TXD1 P44/RXD1 P43/INT2 P42/INT1 CNVSS RESET P41/INT00/XCIN P40/INT40/XCOUT XIN XOUT VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 P30/DA1 P31/DA2 P32/SDA P33/SCL P34/RXD3 P35/TXD3 P36/SCLK3 P37/SRDY3 P00/AN8 P01/AN9 P02/AN10 P03/AN11 P04/AN12 P05/AN13 P06/AN14 P07/AN15 P10/INT41 P11/INT01 P12 P13 P14 P15 P16 P17 P20(LED0) P21(LED1) P22(LED2) P23(LED3) P24(LED4) P25(LED5) P26(LED6) P27(LED7)
Package type : 64P4B
Fig. 2 3804 group (Spec. H) pin configuration
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 2 of 114
P46/SCLK1
P43/INT2
16
1
3
4
5
2
6
7
8
9
M38049FFHSP
FUNCTIONAL BLOCK DIAGRAM (Package: 64P4B)
Clock Clock Sub-clock Sub-clock input output input output Reset input
X IN X OUT X CIN X COUT V SS V CC RESET CNVSS
26 27 1 32
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
Data bus CPU Timer 1 (8) A X Y
Prescaler X (8) Prescaler 12 (8)
3804 Group (Spec. H)
FUNCTIONAL BLOCK
Fig. 3 Functional block diagram
30
31
28
29
page 3 of 114
RAM ROM
S
CNTR0 Prescaler Y (8)
Clock generating circuit
Timer 2 (8) Timer X (8) Timer Y (8)
PC H PS
PCL
CNTR1
Timer Z (16)
CNTR2
A/D converter (10)
PWM(8) SI/O2(8) SI/O1(8)
D/A D/A converter converter 2 (8) 1 (8)
SI/O3(8)
IC
2
INT3
INT00 INT1 INT2 INT40
INT01 INT41
P6(8) P5(8)
P4(8)
P3(8)
P2(8)
P1(8)
P0(8)
2
3
4 5 6 7 8 9 10 11
12 13 14 15 16 17 18 19
20 21 22 23 24 25 28 29
57 58 59 60 61 62 63 64
33 34 35 36 37 38 39 40
41 42 43 44 45 46 47 48
49 50 51 52 53 54 55 56
VREF AVSS
I/O port P6
I/O port P5
I/O port P4
I/O port P3
I/O port P2 (LED drive)
I/O port P1
I/O port P0
3804 Group (Spec. H)
PIN DESCRIPTION
Table 2 Pin description Pin VCC, VSS CNVSS VREF AVSS RESET XIN XOUT Name Power source CNVSS input Reference voltage Analog power source Reset input Clock input Clock output Functions *Apply voltage of 2.7 V-5.5 V to Vcc, and 0 V to Vss. *This pin controls the operation mode of the chip. *Normally connected to VSS. *Reference voltage input pin for A/D and D/A converters. *Analog power source input pin for A/D and D/A converters. *Connect to VSS. *Reset input pin for active "L". *Input and output pins for the clock generating circuit. *Connect a ceramic resonator or quartz-crystal oscillator between the XIN and XOUT pins to set the oscillation frequency. *When an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open. P00/AN8- P07/AN15 P10/INT41 P11/INT01 P12-P17 P20-P27 P30/DA1 P31/DA2 P32/SDA P33/SCL P34/RxD3 P35/TxD3 P36/SCLK3 P37/SRDY3 I/O port P0 I/O port P1 *8-bit CMOS I/O port. *A/D converter input pin *I/O direction register allows each pin to be individually programmed as either input or output. *Interrupt input pin *CMOS compatible input level. *CMOS 3-state output structure. *Pull-up control is enabled in a bit unit. *P20-P27 are enabled to output large current for LED drive. I/O port P3 *8-bit CMOS I/O port. *D/A converter input pin *I/O direction register allows each pin to be individually programmed as either input or output. *I2C-BUS interface function pins *CMOS compatible input level. *P32 to P33 can be switched between CMOS compat- *Serial I/O3 function pin ible input level or SMBUS input level in the I2C-BUS interface function. *P30, P31, P34-P37 are CMOS 3-state output structure. *P32, P33 are N-channel open-drain output structure. *Pull-up control of P30, P31, P34-P37 is enabled in a bit unit. P40/INT40/ XCOUT P41/INT00/ XCIN P42/INT1 P43/INT2 P44/RxD1 P45/TxD1 P46/SCLK1 P47/SRDY1 /CNTR2 P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2 P54/CNTR0 P55/CNTR1 P56/PWM P57/INT3 P60/AN0- P67/AN7 I/O port P6 I/O port P4 *8-bit CMOS I/O port. *Interrupt input pin *I/O direction register allows each pin to be individually *Sub-clock generating I/O pin programmed as either input or output. (resonator connected) *CMOS compatible input level. *Interrupt input pin *CMOS 3-state output structure. *Pull-up control is enabled in a bit unit. *Serial I/O1 function pin
Function except a port function
I/O port P2
*Serial I/O1, timer Z function pin I/O port P5 *8-bit CMOS I/O port. *I/O direction register allows each pin to be individually programmed as either input or output. *CMOS compatible input level. *CMOS 3-state output structure. *Pull-up control is enabled in a bit unit. *Timer X function pin *Timer Y function pin *PWM output pin *Interrupt input pin *A/D converter input pin *Serial I/O2 function pin
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 4 of 114
3804 Group (Spec. H)
PART NUMBERING
Product name
M3804 9
F
F
H
SP
Package type SP : 64P4B FP : 64P6N-A HP : 64P6Q-A KP : 64P6U-A
: standard H : Minner spec. change product
ROM/PROM size 9 : 36864 bytes 1 : 4096 bytes A: 40960 bytes 2 : 8192 bytes B: 45056 bytes 3 : 12288 bytes C: 49152 bytes 4 : 16384 bytes D: 53248 bytes 5 : 20480 bytes 6 : 24576 bytes 7 : 28672 bytes 8 : 32768 bytes E: 57344 bytes F : 61440 bytes
Memory type F : Flash memory version
RAM size 0 : 192 bytes 1 : 256 bytes 2 : 384 bytes 3 : 512 bytes 4 : 640 bytes
5 : 768 bytes 6 : 896 bytes 7 : 1024 bytes 8 : 1536 bytes 9 : 2048 bytes
Fig. 4 Part numbering
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 5 of 114
3804 Group (Spec. H)
GROUP EXPANSION
Renesas plans to expand the 3804 group (Spec. H) as follows.
Packages
64P4B ......................................... 64-pin shrink plastic-molded DIP 64P6N-A .................................... 0.8 mm-pitch plastic molded QFP 64P6Q-A .................................. 0.5 mm-pitch plastic molded LQFP 64P6U-A .................................. 0.8 mm-pitch plastic molded LQFP
Memory Size
Flash memory size ......................................................... 60 K bytes RAM size ....................................................................... 2048 bytes
Memory Expansion Plan
ROM size (bytes)
: Under development
: Mass production
As of Jan. 2005
60K
M38049FFH M38049FF
48K 32K 28K 24K 20K 16K 12K 8K
384
512
640
768
896
1024
1152
1280
1408
1536
2048
3072
4032
RAM size (bytes)
Fig. 5 Memory expansion plan
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 6 of 114
3804 Group (Spec. H)
FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)
The 3804 group (Spec. H) uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set. Machine-resident 740 Family instructions are as follows: The FST and SLW instructions cannot be used. The STP, WIT, MUL, and DIV instructions can be used.
[Stack Pointer (S)]
The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0" , the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116". The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 7. Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls (see Table 3).
[Accumulator (A)]
The accumulator is an 8-bit register. Data operations such as data transfer, etc. are executed mainly through the accumulator.
[Index Register X (X)]
The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.
[Program Counter (PC)]
The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.
[Index Register Y (Y)]
The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.
b7 A b7 X b7 Y b7 S b15 PCH b7 b7 PCL
b0 Accumulator b0 Index register X b0 Index register Y b0 Stack pointer b0 Program counter b0 Processor status register (PS) Carry flag Zero flag Interrupt disable flag Decimal mode flag Break flag Index X mode flag Overflow flag Negative flag
NVTBD I ZC
Fig. 6 740 Family CPU register structure
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 7 of 114
3804 Group (Spec. H)
On-going Routine
Interrupt request (Note) Execute JSR M (S) Push return address on stack (S) M (S) (S) (PCH) (S) - 1 (PCL) (S)- 1
M (S) (S) M (S) (S) M (S) (S)
(PCH) (S) - 1 (PCL) (S) - 1 (PS) (S) - 1 Push contents of processor status register on stack Push return address on stack
Subroutine Execute RTS POP return address from stack (S) (PCL) (S) (PCH) (S) + 1 M (S) (S) + 1 M (S)
Interrupt Service Routine
Execute RTI (S) (PS) (S) (PCL) (S) (PCH) (S) + 1 M (S) (S) + 1 M (S) (S) + 1 M (S)
I Flag is set from "0" to "1" Fetch the jump vector POP contents of processor status register from stack
POP return address from stack
Note: Condition for acceptance of an interrupt
Interrupt enable flag is "1" Interrupt disable flag is "0"
Fig. 7 Register push and pop at interrupt generation and subroutine call Table 3 Push and pop instructions of accumulator or processor status register Push instruction to stack Accumulator Processor status register PHA PHP Pop instruction from stack PLA PLP
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 8 of 114
3804 Group (Spec. H)
[Processor status register (PS)]
The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag , Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid. *Bit 0: Carry flag (C) The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction. *Bit 1: Zero flag (Z) The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0". *Bit 2: Interrupt disable flag (I) The I flag disables all interrupts except for the interrupt generated by the BRK instruction. Interrupts are disabled when the I flag is "1". *Bit 3: Decimal mode flag (D) The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can execute decimal arithmetic.
*Bit 4: Break flag (B) The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1". *Bit 5: Index X mode flag (T) When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations. *Bit 6: Overflow flag (V) The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag. *Bit 7: Negative flag (N) The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.
Table 4 Set and clear instructions of each bit of processor status register C flag Set instruction Clear instruction SEC CLC Z flag - - I flag SEI CLI D flag SED CLD B flag - - T flag SET CLT V flag - CLV N flag - -
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 9 of 114
3804 Group (Spec. H)
[CPU Mode Register (CPUM)] 003B16
The CPU mode register contains the stack page selection bit, etc. The CPU mode register is allocated at address 003B16.
b7 1
b0
CPU mode register
(CPUM : address 003B16)
Processor mode bits b1 b0 0 0 : Single-chip mode 0 1: 1 0 : Not available 1 1: Stack page selection bit 0 : 0 page 1 : 1 page Fix this bit to "1". Port XC switch bit 0 : I/O port function (stop oscillating) 1 : XCIN-XCOUT oscillating function Main clock (XIN-XOUT) stop bit 0 : Oscillating 1 : Stopped Main clock division ratio selection bits b7 b6 0 0 : = f(XIN)/2 (high-speed mode) 0 1 : = f(XIN)/8 (middle-speed mode) 1 0 : = f(XCIN)/2 (low-speed mode) 1 1 : Not available
Fig. 8 Structure of CPU mode register
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 10 of 114
3804 Group (Spec. H)
MISRG
(1) Bit 0 of address 001016: Oscillation stabilizing time set after STP instruction released bit When the MCU stops the clock oscillation by the STP instruction and the STP instruction has been released by an external interrupt source, usually, the fixed values of Timer 1 and Prescaler 12 (Timer 1 = 0116, Prescaler 12 = FF16) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by setting "1" to bit 0 of MISRG (address 001016). However, by setting this bit to "1", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction. Figure 9 shows the structure of MISRG. (2) Bits 1, 2, 3 of address 001016: Middle-speed Mode Automatic Switch Function In order to switch the clock mode of an MCU which has a subclock, the following procedure is necessary: set CPU mode register (003B16) --> start main clock oscillation --> wait for oscillation stabilization --> switch to middle-speed mode (or high-speed mode). However, the 3804 group (Spec. H) has the built-in function which automatically switches from low to middle-speed mode either by the SCL/SDA interrupt or by program.
qMiddle-speed mode automatic switch by SCL/SDA Interrupt The SCL/SDA interrupt source enables an automatic switch when the middle-speed mode automatic switch set bit (bit 1) of MISRG (address 001016) is set to "1". The conditions for an automatic switch execution depend on the settings of bits 5 and 6 of the I2C START/STOP condition control register (address 001616). Bit 5 is the SCL/SDA interrupt pin polarity selection bit and bit 6 is the SCL/SDA interrupt pin selection bit. The main clock oscillation stabilizing time can also be selected by middle-speed mode automatic switch wait time set bit (bit 2) of the MISRG. qMiddle-speed mode automatic switch by program The middle-speed mode can also be automatically switched by program while operating in low-speed mode. By setting the middle-speed automatic switch start bit (bit 3) of MISRG (address 001016) to "1" in the condition that the middle-speed mode automatic switch set bit is "1" while operating in low-speed mode, the MCU will automatically switch to middle-speed mode. In this case, the oscillation stabilizing time of the main clock can be selected by the middle-speed automatic switch wait time set bit (bit 2) of MISRG (address 001016).
b7
b0
MISRG (MISRG : address 001016) Oscillation stabilizing time set after STP instruction released bit 0: Automatically set "0116" to Timer 1, "FF16" to Prescaler 12 1: Automatically set disabled Middle-speed mode automatic switch set bit 0: Not set automatically 1: Automatic switching enabled (Note1, 2) Middle-speed mode automatic switch wait time set bit 0: 4.5 to 5.5 machine cycles 1: 6.5 to 7.5 machine cycles Middle-speed mode automatic switch start bit (Depending on program) 0: Invalid 1: Automatic switch start (Note1) Not used (return "0" when read) (Do not write "1" to this bit) Note 1: During operation in low-speed mode, it is possible automatically to switch to middle-speed mode owing to SCL/SDA interrupt. 2: When automatic switch to middle-speed mode from low-speed mode occurs, the values of CPU mode register (003B16) change.
Fig. 9 Structure of MISRG
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 11 of 114
3804 Group (Spec. H)
MEMORY Special Function Register (SFR) Area
The Special Function Register area in the zero page contains control registers such as I/O ports and timers.
Interrupt Vector Area
The interrupt vector area contains reset and interrupt vectors.
Zero Page
Access to this area with only 2 bytes is possible in the zero page addressing mode.
RAM
The RAM is used for data storage and for stack area of subroutine calls and interrupts.
Special Page
Access to this area with only 2 bytes is possible in the special page addressing mode.
ROM
The ROM area can program/erase.
RAM area
RAM size (bytes) Address XXXX16
000016 SFR area 004016 010016 RAM Zero page
192 256 384 512 640 768 896 1024 1536 2048
00FF16 013F16 01BF16 023F16 02BF16 033F16 03BF16 043F16 063F16 083F16
XXXX16 Not used 0FF016 0FFF16 SFR area Not used
ROM area
ROM size (bytes) Address YYYY16
YYYY16
4096 8192 12288 16384 20480 24576 28672 32768 36864 40960 45056 49152 53248 57344 61440
F00016 E00016 D00016 C00016 B00016 A00016 900016 800016 700016 600016 500016 400016 300016 200016 100016
ROM FF0016 FFDC16 Interrupt vector area FFFE16 FFFF16 Special page
Fig. 10 Memory map diagram
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 12 of 114
3804 Group (Spec. H)
000016 000116 000216 000316 000416 000516 000616 000716 000816 000916 000A16 000B16 000C16 000D16 000E16 000F16 001016 001116 001216 001316 001416 001516 001616 001716 001816 001916 001A16 001B16 001C16 001D16 001E16 001F16
Port P0 (P0) Port P0 direction register (P0D) Port P1 (P1) Port P1 direction register (P1D) Port P2 (P2) Port P2 direction register (P2D) Port P3 (P3) Port P3 direction register (P3D) Port P4 (P4) Port P4 direction register (P4D) Port P5 (P5) Port P5 direction register (P5D) Port P6 (P6) Port P6 direction register (P6D) Timer 12, X count source selection register (T12XCSS) Timer Y, Z count source selection register (TYZCSS) MISRG I2C data shift register (S0) I2C special mode status register (S3) I2C status register (S1) I2C control register (S1D) I2C clock control register (S2) I2C START/STOP condition control register (S2D) I2C special mode control register (S3D) Transmit/Receive buffer register 1 (TB1/RB1) Serial I/O1 status register (SIO1STS) Serial I/O1 control register (SIO1CON) UART1 control register (UART1CON) Baud rate generator 1 (BRG1) Serial I/O2 control register (SIO2CON) Watchdog timer control register (WDTCON) Serial I/O2 register (SIO2)
002016 002116 002216 002316 002416 002516 002616 002716 002816 002916 002A16 002B16 002C16 002D16 002E16 002F16 003016 003116 003216 003316 003416 003516 003616 003716 003816 003916 003A16 003B16 003C16 003D16 003E16 003F16
Prescaler 12 (PRE12) Timer 1 (T1) Timer 2 (T2) Timer XY mode register (TM) Prescaler X (PREX) Timer X (TX) Prescaler Y (PREY) Timer Y (TY) Timer Z low-order (TZL) Timer Z high-order (TZH) Timer Z mode register (TZM) PWM control register (PWMCON) PWM prescaler (PREPWM) PWM register (PWM)
Baud rate generator 3 (BRG3) Transmit/Receive buffer register 3 (TB3/RB3) Serial I/O3 status register (SIO3STS) Serial I/O3 control register (SIO3CON) UART3 control register (UART3CON) AD/DA control register (ADCON) AD conversion register 1 (AD1) DA1 conversion register (DA1) DA2 conversion register (DA2) AD conversion register 2 (AD2) Interrupt source selection register (INTSEL) Interrupt edge selection register (INTEDGE) CPU mode register (CPUM) Interrupt request register 1 (IREQ1) Interrupt request register 2 (IREQ2) Interrupt control register 1 (ICON1) Interrupt control register 2 (ICON2)
0FE016 0FE116 0FE216 0FE316 0FE416 0FE516 0FE616 0FE716 0FE816 0FE916 0FEA16 0FEB16 0FEC16 0FED16 0FEE16 0FEF16
Flash memory control register 0 (FMCR0) Flash memory control register 1 (FMCR1) Flash memory control register 2 (FMCR2) Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved
0FF016 0FF116 0FF216 0FF316 0FF416 0FF516 0FF616 0FF716 0FF816 0FF916
Port P0 pull-up control register (PULL0) Port P1 pull-up control register (PULL1) Port P2 pull-up control register (PULL2) Port P3 pull-up control register (PULL3) Port P4 pull-up control register (PULL4) Port P5 pull-up control register (PULL5) Port P6 pull-up control register (PULL6) I2C slave address register 0 (S0D0) I2C slave address register 1 (S0D1) I2C slave address register 2 (S0D2)
Reserved area: Do not write any data to these addresses, because these areas are reserved.
Fig. 11 Memory map of special function register (SFR)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 13 of 114
3804 Group (Spec. H)
I/O PORTS
The I/O ports have direction registers which determine the input/ output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port. When "0" is written to the bit corresponding to a pin, that pin beTable 5 I/O port function Pin P00/AN8-P07/AN15 P10/INT41 P11/INT01 P12-P17 P20/LED0- P27/LED7 P30/DA1 P31/DA2 P32/SDA P33/SCL Name Port P0 Port P1 I/O Structure CMOS compatible input level CMOS 3-state output
comes an input pin. When "1" is written to that bit, that pin becomes an output pin. If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.
Non-Port Function A/D converter input External interrupt input
Related SFRs AD/DA control register Interrupt edge selection register
Ref.No. (1) (2) (3)
Port P2 Port P3 CMOS compatible input level CMOS 3-state output CMOS compatible input level N-channel open-drain output CMOS/SMBUS input level (when selecting I2C-BUS interface function) CMOS compatible input level CMOS 3-state output D/A converter output I2C-BUS interface function I/O AD/DA control register I2C control register (4) (5)
P34/RxD3 P35/TxD3 P36/SCLK3 P37/SRDY3 P40/INT40/XCIN P41/INT00/XCOUT P42/INT1 P43/INT2 P44/RxD1 P45/TxD1 P46/SCLK1 P47/SRDY1/CNTR2
Serial I/O3 function I/O
Serial I/O3 control register UART3 control register Interrupt edge selection register CPU mode register Interrupt edge selection register Serial I/O1 control register UART1 control register Serial I/O1 control register Timer Z mode register Serial I/O2 control register
(6) (7) (8) (9) (10) (11) (2) (6) (7) (8) (12)
Port P4
CMOS compatible input level CMOS 3-state output
External interrupt input Sub-clock generating circuit External interrupt input Serial I/O1 function I/O
Serial I/O1 function I/O Timer Z function I/O Port P5 CMOS compatible input level CMOS 3-state output Serial I/O2 function I/O
P50/SIN2 P51/SOUT2 P52/SCLK2 P53/SRDY2 P54/CNTR0 P55/CNTR1 P56/PWM P57/INT3 P60/AN0-P67/AN7
Timer X, Y function I/O PWM output External interrupt input Port P6 CMOS compatible input level CMOS 3-state output A/D converter input
Timer XY mode register PWM control register Interrupt edge selection register AD/DA control register
(13) (14) (15) (16) (17) (18) (2) (1)
Notes 1: Refer to the applicable sections how to use double-function ports as function I/O ports. 2: Make sure that the input level at each pin is either 0 V or VCC during execution of the STP instruction. When an input level is at an intermediate potential, a current will flow from VCC to VSS through the input-stage gate.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 14 of 114
3804 Group (Spec. H)
(1) Ports P0, P6
Pull-up control bit
(2) Ports P10, P11, P42, P43, P57
Pull-up control bit Direction register Direction register
Data bus
Port latch Data bus Port latch
A/D converter input Analog input pin selection bit Interrupt input
(3) Ports P12 to P17, P2
Pull-up control bit Direction register
(4) Ports P30, P31
Pull-up control bit Direction register
Data bus
Port latch
Data bus
Port latch
D/A converter output DA1 output enable (P30) DA2 output enable (P31)
(5) Ports P32, P33
I2C-BUS interface enable bit Direction register
(6) Ports P34, P44
Pull-up control bit Serial I/O enable bit Receive enable bit Direction register Port latch Data bus Port latch
Data bus
SDA output SCL output
SDA input SCL input Serial I/O input
(7) Ports P35, P45
Pull-up control bit Serial I/O enable bit Transmit enable bit Direction register P-channel output disable bit
(8) Ports P36, P46
Serial I/O synchronous clock selection bit
Pull-up control bit
Serial I/O enable bit Serial I/O mode selection bit Serial I/O enable bit Direction register
Data bus
Port latch
Data bus
Port latch
Serial I/O output
Serial I/O clock output Serial I/O external clock input
Fig. 12 Port block diagram (1)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 15 of 114
3804 Group (Spec. H)
(9) Port P37
Pull-up control bit Serial I/O3 mode selection bit Serial I/O3 enable bit SRDY3 output enable bit Direction register
(10) Port P40
Pull-up control bit
Port XC switch bit Direction register
Data bus
Port latch
Data bus
Port latch
INT40 interrupt input Serial I/O3 ready output Port P41 Port XC switch bit Oscillator
(11) Port P41
Pull-up control bit
(12) Port P47
Timer Z operating mode bits Bit 2 Bit 1 Bit 0 Serial I/O1 mode selection bit Serial I/O1 enable bit SRDY1 output enable bit Direction register Pull-up control bit
Port XC switch bit Direction register
Data bus
Port latch
Data bus
Port latch
INT00 interrupt input Sub-clock generating circuit input Timer output Serial I/O1 ready output CNTR2 interrupt input
(13) Port P50
Pull-up control bit
(14) Port P51
Pull-up control bit
Serial I/O2 transmit completion signal Serial I/O2 port selection bit Direction register Direction register Data bus Port latch
P-channel output disable bit
Data bus
Port latch
Serial I/O2 input Serial I/O2 output
Fig. 13 Port block diagram (2)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 16 of 114
3804 Group (Spec. H)
(15) Port P52
Pull-up control bit
Serial I/O2 synchronous clock selection bit
(16) Port P53
Pull-up control bit
Serial I/O2 port selection bit
SRDY2 enable bit Direction register
Direction register Data bus Data bus Port latch
Port latch
Serial I/O2 ready output Serial I/O2 clock output Serial I/O2 external clock input
(17) Ports P54, P55
(18) Port P56
Pull-up control bit
Pull-up control bit
PWM output enable bit Direction register Direction register
Data bus
Port latch
Data bus
Port latch
Pulse output mode Timer output
PWM output
CNTR interrupt input
Fig. 14 Port block diagram (3)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 17 of 114
3804 Group (Spec. H)
b7
b0 Port P0 pull-up control register (PULL0: address 0FF016) P00 pull-up control bit 0: No pull-up 1: Pull-up P01 pull-up control bit 0: No pull-up 1: Pull-up P02 pull-up control bit 0: No pull-up 1: Pull-up P03 pull-up control bit 0: No pull-up 1: Pull-up P04 pull-up control bit 0: No pull-up 1: Pull-up P05 pull-up control bit 0: No pull-up 1: Pull-up P06 pull-up control bit 0: No pull-up 1: Pull-up P07 pull-up control bit 0: No pull-up 1: Pull-up
Note: Pull-up control is valid when the corresponding bit of the port direction register is "0" (input). When that bit is "1" (output), pull-up cannot be set to the port of which pull-up is selected.
b7
b0 Port P1 pull-up control register (PULL1: address 0FF116) P10 pull-up control bit 0: No pull-up 1: Pull-up P11 pull-up control bit 0: No pull-up 1: Pull-up P12 pull-up control bit 0: No pull-up 1: Pull-up P13 pull-up control bit 0: No pull-up 1: Pull-up P14 pull-up control bit 0: No pull-up 1: Pull-up P15 pull-up control bit 0: No pull-up 1: Pull-up P16 pull-up control bit 0: No pull-up 1: Pull-up P17 pull-up control bit 0: No pull-up 1: Pull-up
Note: Pull-up control is valid when the corresponding bit of the port direction register is "0" (input). When that bit is "1" (output), pull-up cannot be set to the port of which pull-up is selected.
Fig. 15 Structure of port pull-up control register (1)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 18 of 114
3804 Group (Spec. H)
b7
b0 Port P2 pull-up control register (PULL2: address 0FF216) P20 pull-up control bit 0: No pull-up 1: Pull-up P21 pull-up control bit 0: No pull-up 1: Pull-up P22 pull-up control bit 0: No pull-up 1: Pull-up P23 pull-up control bit 0: No pull-up 1: Pull-up P24 pull-up control bit 0: No pull-up 1: Pull-up P25 pull-up control bit 0: No pull-up 1: Pull-up P26 pull-up control bit 0: No pull-up 1: Pull-up P27 pull-up control bit 0: No pull-up 1: Pull-up
Note: Pull-up control is valid when the corresponding bit of the port direction register is "0" (input). When that bit is "1" (output), pull-up cannot be set to the port of which pull-up is selected.
b7
b0 Port P3 pull-up control register (PULL3: address 0FF316) P30 pull-up control bit 0: No pull-up 1: Pull-up P31 pull-up control bit 0: No pull-up 1: Pull-up Not used (return "0" when read) P34 pull-up control bit 0: No pull-up 1: Pull-up P35 pull-up control bit 0: No pull-up 1: Pull-up P36 pull-up control bit 0: No pull-up 1: Pull-up P37 pull-up control bit 0: No pull-up 1: Pull-up
Note: Pull-up control is valid when the corresponding bit of the port direction register is "0" (input). When that bit is "1" (output), pull-up cannot be set to the port of which pull-up is selected.
Fig. 16 Structure of port pull-up control register (2)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 19 of 114
3804 Group (Spec. H)
b7
b0 Port P4 pull-up control register (PULL4: address 0FF416) P40 pull-up control bit 0: No pull-up 1: Pull-up P41 pull-up control bit 0: No pull-up 1: Pull-up P42 pull-up control bit 0: No pull-up 1: Pull-up P43 pull-up control bit 0: No pull-up 1: Pull-up P44 pull-up control bit 0: No pull-up 1: Pull-up P45 pull-up control bit 0: No pull-up 1: Pull-up P46 pull-up control bit 0: No pull-up 1: Pull-up P47 pull-up control bit 0: No pull-up 1: Pull-up
Note: Pull-up control is valid when the corresponding bit of the port direction register is "0" (input). When that bit is "1" (output), pull-up cannot be set to the port of which pull-up is selected.
b7
b0 Port P5 pull-up control register (PULL5: address 0FF516) P50 pull-up control bit 0: No pull-up 1: Pull-up P51 pull-up control bit 0: No pull-up 1: Pull-up P52 pull-up control bit 0: No pull-up 1: Pull-up P53 pull-up control bit 0: No pull-up 1: Pull-up P54 pull-up control bit 0: No pull-up 1: Pull-up P55 pull-up control bit 0: No pull-up 1: Pull-up P56 pull-up control bit 0: No pull-up 1: Pull-up P57 pull-up control bit 0: No pull-up 1: Pull-up
Note: Pull-up control is valid when the corresponding bit of the port direction register is "0" (input). When that bit is "1" (output), pull-up cannot be set to the port of which pull-up is selected.
Fig. 17 Structure of port pull-up control register (3)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 20 of 114
3804 Group (Spec. H)
b7
b0 Port P6 pull-up control register (PULL6: address 0FF616) P60 pull-up control bit 0: No pull-up 1: Pull-up P61 pull-up control bit 0: No pull-up 1: Pull-up P62 pull-up control bit 0: No pull-up 1: Pull-up P63 pull-up control bit 0: No pull-up 1: Pull-up P64 pull-up control bit 0: No pull-up 1: Pull-up P65 pull-up control bit 0: No pull-up 1: Pull-up P66 pull-up control bit 0: No pull-up 1: Pull-up P67 pull-up control bit 0: No pull-up 1: Pull-up
Note: Pull-up control is valid when the corresponding bit of the port direction register is "0" (input). When that bit is "1" (output), pull-up cannot be set to the port of which pull-up is selected.
Fig. 18 Structure of port pull-up control register (4)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 21 of 114
3804 Group (Spec. H)
INTERRUPTS
The 3804 group (Spaec. H)'s interrupts are a type of vector and occur by 16 sources among 23 sources: nine external, thirteen internal, and one software.
s Notes
When setting the followings, the interrupt request bit may be set to "1". *When setting external interrupt active edge Related register: Interrupt edge selection register (address 003A16) Timer XY mode register (address 002316) Timer Z mode register (address 002A16) I2C START/STOP condition control register (address 001616) *When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated Related register: Interrupt source selection register (address 003916) When not requiring for the interrupt occurrence synchronized with these setting, take the following sequence. Set the corresponding interrupt enable bit to "0" (disabled). Set the interrupt edge select bit or the interrupt source select bit to "1". Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed. {Set the corresponding interrupt enable bit to "1" (enabled).
Interrupt Control
Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0". Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The reset and the BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the reset and the BRK instruction interrupt. When several interrupt requests occur at the same time, the interrupts are received according to priority.
Interrupt Operation
By acceptance of an interrupt, the following operations are automatically performed: 1. The contents of the program counter and the processor status register are automatically pushed onto the stack. 2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared. 3. The interrupt jump destination address is read from the vector table into the program counter.
Interrupt Source Selection
Which of each combination of the following interrupt sources can be selected by the interrupt source selection register (address 003916). 1. INT0 or Timer Z 2. Serial I/O1 transmission or SCL, SDA 3. CNTR0 or SCL, SDA 4. CNTR1 or Serial I/O3 reception 5. Serial I/O2 or Timer Z 6. INT2 or I2C 7. INT4 or CNTR2 8. A/D converter or serial I/O3 transmission
External Interrupt Pin Selection
The occurrence sources of the external interrupt INT0 and INT4 can be selected from either input from INT00 and INT40 pin, or input from INT01 and INT41 pin by the INT0, INT4 interrupt switch bit of interrupt edge selection register (bit 6 of address 003A16).
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 22 of 114
3804 Group (Spec. H)
Table 6 Interrupt vector addresses and priority Interrupt Source Reset (Note 2) INT0 Timer Z INT1 Serial I/O1 reception Serial I/O1 transmission SCL, SDA Timer X Timer Y Timer 1 Timer 2 CNTR0 SCL, SDA CNTR1 Serial I/O3 reception Serial I/O2 Timer Z INT2 I 2C INT3 INT4 CNTR2 A/D converter Serial I/O3 transmission BRK instruction 16 FFDF16 FFDE16 11 FFE916 FFE816 6 7 8 9 10 FFF316 FFF116 FFEF16 FFED16 FFEB16 FFF216 FFF016 FFEE16 FFEC16 FFEA16 Priority 1 2 Vector Addresses (Note 1) High Low FFFD16 FFFC16 FFFB16 FFFA16 Interrupt Request Generating Conditions At reset At detection of either rising or falling edge of INT0 input At timer Z underflow At detection of either rising or falling edge of INT1 input At completion of serial I/O1 data reception At completion of serial I/O1 transmission shift or when transmission buffer is empty At detection of either rising or falling edge of SCL or SDA At timer X underflow At timer Y underflow At timer 1 underflow At timer 2 underflow At detection of either rising or falling edge of CNTR0 input At detection of either rising or falling edge of SCL or SDA At detection of either rising or falling edge of CNTR1 input At completion of serial I/O3 data reception At completion of serial I/O2 data transmission or reception At timer Z underflow 13 FFE516 FFE416 At detection of either rising or falling edge of INT2 input At completion of data transfer At detection of either rising or falling edge of INT3 input At detection of either rising or falling edge of INT4 input At detection of either rising or falling edge of CNTR2 input At completion of A/D conversion At completion of serial I/O3 transmission shift or when transmission buffer is empty 17 FFDD16 FFDC16 At BRK instruction execution Valid when serial I/O3 is selected External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (active edge selectable) External interrupt (active edge selectable) Valid when serial I/O3 is selected Valid when serial I/O2 is selected STP release timer underflow Remarks Non-maskable External interrupt (active edge selectable) External interrupt (active edge selectable) Valid when serial I/O1 is selected Valid when serial I/O1 is selected
3 4 5
FFF916 FFF716 FFF516
FFF816 FFF616 FFF416
External interrupt (active edge selectable)
12
FFE716
FFE616
14 15
FFE316 FFE116
FFE216 FFE016
Non-maskable software interrupt
Notes 1: Vector addresses contain interrupt jump destination addresses. 2: Reset function in the same way as an interrupt with the highest priority.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 23 of 114
3804 Group (Spec. H)
Interrupt request bit Interrupt enable bit
Interrupt disable flag (I)
BRK instruction Reset
Interrupt request
Fig. 19 Interrupt control
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 24 of 114
3804 Group (Spec. H)
b7
b0
Interrupt edge selection register (INTEDGE : address 003A16) INT0 active edge selection bit INT1 active edge selection bit Not used (returns "0" when read) INT2 active edge selection bit INT3 active edge selection bit INT4 active edge selection bit INT0, INT4 interrupt switch bit 0 : INT00, INT40 interrupt 1 : INT01, INT41 interrupt Not used (returns "0" when read) 0 : Falling edge active 1 : Rising edge active 0 : Falling edge active 1 : Rising edge active
b7
b0
Interrupt request register 1 (IREQ1 : address 003C16) INT0/Timer Z interrupt request bit INT1 interrupt request bit Serial I/O1 receive interrupt request bit Serial I/O1 transmit/SCL, SDA interrupt request bit Timer X interrupt request bit Timer Y interrupt request bit Timer 1 interrupt request bit Timer 2 interrupt request bit
b7
b0
Interrupt request register 2 (IREQ2 : address 003D16)
CNTR0/SCL, SDA interrupt request bit CNTR1/Serial I/O3 receive interrupt request bit Serial I/O2/Timer Z interrupt request bit INT2/I2C interrupt request bit INT3 interrupt request bit INT4/CNTR2 interrupt request bit AD converter/Serial I/O3 transmit interrupt request bit Not used (returns "0" when read) 0 : No interrupt request issued 1 : Interrupt request issued b7 b0 Interrupt control register 2 (ICON2 : address 003F16) CNTR0/SCL, SDA interrupt enable bit CNTR1/Serial I/O3 receive interrupt enable bit Serial I/O2/Timer Z interrupt enable bit INT2/I2C interrupt enable bit INT3 interrupt enable bit INT4/CNTR2 interrupt enable bit AD converter/Serial I/O3 transmit interrupt enable bit Not used (returns "0" when read) 0 : Interrupts disabled 1 : Interrupts enabled
b7
b0
Interrupt control register 1 (ICON1 : address 003E16) INT0/Timer Z interrupt enable bit INT1 interrupt enable bit Serial I/O1 receive interrupt enable bit Serial I/O1 transmit/SCL, SDA interrupt enable bit Timer X interrupt enable bit Timer Y interrupt enable bit Timer 1 interrupt enable bit Timer 2 interrupt enable bit
b7
b0
Interrupt source selection register (INTSEL: address 003916) INT0/Timer Z interrupt source selection bit 0 : INT0 interrupt 1 : Timer Z interrupt (Do not write "1" to these bits simultaneously.) Serial I/O2/Timer Z interrupt source selection bit 0 : Serial I/O2 interrupt 1 : Timer Z interrupt Serial I/O1 transmit/SCL, SDA interrupt source selection bit 0 : Serial I/O1 transmit interrupt 1 : SCL, SDA interrupt (Do not write "1" to these bits simultaneously.) CNTR0/SCL, SDA interrupt source selection bit 0 : CNTR0 interrupt 1 : SCL, SDA interrupt INT4/CNTR2 interrupt source selection bit 0 : INT4 interrupt 1 : CNTR2 interrupt INT2/I2C interrupt source selection bit 0 : INT2 interrupt 1 : I2C interrupt CNTR1/Serial I/O3 receive interrupt source selection bit 0 : CNTR1 interrupt 1 : Serial I/O3 receive interrupt AD converter/Serial I/O3 transmit interrupt source selection bit 0 : A/D converter interrupt 1 : Serial I/O3 transmit interrupt
Fig. 20 Structure of interrupt-related registers
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 25 of 114
3804 Group (Spec. H)
TIMERS q8-bit Timers
The 3804 group (Spec. H) has four 8-bit timers: timer 1, timer 2, timer X, and timer Y. The timer 1 and timer 2 use one prescaler in common, and the timer X and timer Y use each prescaler. Those are 8-bit prescalers. Each of the timers and prescalers has a timer latch or a prescaler latch. The division ratio of each timer or prescaler is given by 1/(n + 1), where n is the value in the corresponding timer or prescaler latch. All timers are down-counters. When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of the corresponding timer latch are reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to that timer is set to "1". qTimer divider The divider count source is switched by the main clock division ratio selection bits of CPU mode register (bits 7 and 6 at address 003B16). When these bits are "00" (high-speed mode) or "01" (middle-speed mode), XIN is selected. When these bits are"10" (low-speed mode), XCIN is selected. qPrescaler 12 The prescaler 12 counts the output of the timer divider. The count source is selected by the timer 12, X count source selection register among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024 of f(XIN) or f(XCIN).
Timer X and Timer Y
The timer X and timer Y can each select one of four operating modes by setting the timer XY mode register (address 002316).
(1) Timer mode
qMode selection This mode can be selected by setting "00" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316). qExplanation of operation The timer count operation is started by setting "0" to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 002316). When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.
(2) Pulse output mode
qMode selection This mode can be selected by setting "01" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316). qExplanation of operation The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR0/CNTR1 pin. Regardless of the timer counting or not the output of CNTR0/CNTR1 pin is initialized to the level of specified by their active edge switch bits when writing to the timer. When the CNTR0 active edge switch bit (bit 2) and the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316) is "0", the output starts with "H" level. When it is "1", the output starts with "L" level. Switching the CNTR0 or CNTR1 active edge switch bit will reverse the output level of the corresponding CNTR0 or CNTR1 pin. sPrecautions Set the double-function port of CNTR0/CNTR1 pin and port P54/ P55 to output in this mode.
Timer 1 and Timer 2
The timer 1 and timer 2 counts the output of prescaler 12 and periodically set the interrupt request bit. qPrescaler X and prescaler Y The prescaler X and prescaler Y count the output of the timer divider or f(XCIN). The count source is selected by the timer 12, X count source selection register (address 000E16) and the timer Y, Z count source selection register (address 000F16) among 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, and 1/1024 of f(XIN) or f(XCIN); and f(XCIN).
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 26 of 114
3804 Group (Spec. H)
(3) Event counter mode
qMode selection This mode can be selected by setting "10" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316). qExplanation of operation The operation is the same as the timer mode's except that the timer counts signals input from the CNTR0 or CNTR1 pin. The valid edge for the count operation depends on the CNTR0 active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316). When it is "0", the rising edge is valid. When it is "1", the falling edge is valid. sPrecautions Set the double-function port of CNTR0/CNTR1 pin and port P54/ P55 to input in this mode.
(4) Pulse width measurement mode
qMode selection This mode can be selected by setting "11" to the timer X operating mode bits (bits 1 and 0) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316). qExplanation of operation When the CNTR0 active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316) is "1", the timer counts during the term of one falling edge of CNTR0/CNTR1 pin input until the next rising edge of input ("L" term). When it is "0", the timer counts during the term of one rising edge input until the next falling edge input ("H" term). sPrecautions Set the double-function port of CNTR0/CNTR1 pin and port P54/ P55 to input in this mode. The count operation can be stopped by setting "1" to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 002316). The interrupt request bit is set to "1" each time the timer underflows. *Precautions when switching count source When switching the count source by the timer 12, X and Y count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals. Therefore, select the timer count source before setting the value to the prescaler and the timer.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 27 of 114
3804 Group (Spec. H)
XIN
"00" "01"
(1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024) Divider Count source selection bit Data bus
XCIN
Clock for timer 12 Clock for timer Y
Main clock division ratio selection bits
Clock for timer X
"10"
Prescaler X latch (8) f(XCIN) Pulse width measurement mode Timer mode Pulse output mode Prescaler X (8) CNTR0 active edge switch bit "0" "1 " CNTR0 active edge switch bit "1" Q Q Event counter mode Timer X count stop bit
Timer X latch (8)
Timer X (8)
To timer X interrupt request bit
P54/CNTR0
To CNTR0 interrupt request bit
Toggle flip-flop T R Timer X latch write pulse Pulse output mode
Port P54 direction register
Port P54 latch
"0"
Pulse output mode Data bus Count source selection bit
Clock for timer Y f(XCIN) Pulse width measurement mode
Prescaler Y latch (8) Timer mode Pulse output mode Prescaler Y (8)
Timer Y latch (8)
Timer Y (8)
P55/CNTR1
CNTR1 active edge switch bit "0" "1"
To timer Y interrupt request bit
Event counter mode
Timer Y count stop bit To CNTR1 interrupt request bit
CNTR1 active edge switch bit "1"
Q Toggle flip-flop T Q R Timer Y latch write pulse Pulse output mode
Port P55 direction register
Port P55 latch
"0"
Pulse output mode Data bus
Prescaler 12 latch (8)
Timer 1 latch (8)
Timer 2 latch (8)
Clock for timer 12
Prescaler 12 (8)
Timer 1 (8)
Timer 2 (8)
To timer 2 interrupt request bit
To timer 1 interrupt request bit
Fig. 21 Block diagram of timer X, timer Y, timer 1, and timer 2
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 28 of 114
3804 Group (Spec. H)
b7
b0
Timer XY mode register (TM : address 002316) Timer X operating mode bits b1 b0 0 0 : Timer mode 0 1 : Pulse output mode 1 0 : Event counter mode 1 1 : Pulse width measurement mode CNTR0 active edge switch bit 0 : Interrupt at falling edge Count at rising edge in event counter mode 1 : Interrupt at rising edge Count at falling edge in event counter mode Timer X count stop bit 0 : Count start 1 : Count stop Timer Y operating mode bits b5 b4 0 0 : Timer mode 0 1 : Pulse output mode 1 0 : Event counter mode 1 1 : Pulse width measurement mode CNTR1 active edge switch bit 0 : Interrupt at falling edge Count at rising edge in event counter mode 1 : Interrupt at rising edge Count at falling edge in event counter mode Timer Y count stop bit 0 : Count start 1 : Count stop
Fig. 22 Structure of timer XY mode register
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 29 of 114
3804 Group (Spec. H)
b7
b0
Timer 12, X count source selection register (T12XCSS : address 000E16) Timer 12 count source selection bits b3b2b1b0 1010 : 0 0 0 0 : f(XIN)/2 or f(XCIN)/2 1011 : 0 0 0 1 : f(XIN)/4 or f(XCIN)/4 1100 : 0 0 1 0 : f(XIN)/8 or f(XCIN)/8 1101 : 0 0 1 1 : f(XIN)/16 or f(XCIN)/16 1110 : 0 1 0 0 : f(XIN)/32 or f(XCIN)/32 1111 : 0 1 0 1 : f(XIN)/64 or f(XCIN)/64 0 1 1 0 : f(XIN)/128 or f(XCIN)/128 0 1 1 1 : f(XIN)/256 or f(XCIN)/256 1 0 0 0 : f(XIN)/512 or f(XCIN)/512 1 0 0 1 : f(XIN)/1024 or f(XCIN)/1024 Timer X count source selection bits b7b6b5b4 0 0 0 0 : f(XIN)/2 or f(XCIN)/2 0 0 0 1 : f(XIN)/4 or f(XCIN)/4 0 0 1 0 : f(XIN)/8 or f(XCIN)/8 0 0 1 1 : f(XIN)/16 or f(XCIN)/16 0 1 0 0 : f(XIN)/32 or f(XCIN)/32 0 1 0 1 : f(XIN)/64 or f(XCIN)/64 0 1 1 0 : f(XIN)/128 or f(XCIN)/128 0 1 1 1 : f(XIN)/256 or f(XCIN)/256 1 0 0 0 : f(XIN)/512 or f(XCIN)/512 1 0 0 1 : f(XIN)/1024 or f(XCIN)/1024 1 0 1 0 : f(XCIN)
b7 b0
Not used
1011 : 1100 : 1101 : 1110 : 1111 :
Not used
Timer Y, Z count source selection register (TYZCSS : address 000F16) Timer Y count source selection bits b3b2b1b0 0 0 0 0 : f(XIN)/2 or f(XCIN)/2 1011 : 0 0 0 1 : f(XIN)/4 or f(XCIN)/4 1100 : 0 0 1 0 : f(XIN)/8 or f(XCIN)/8 1101 : 0 0 1 1 : f(XIN)/16 or f(XCIN)/16 1110 : 0 1 0 0 : f(XIN)/32 or f(XCIN)/32 1111 : 0 1 0 1 : f(XIN)/64 or f(XCIN)/64 0 1 1 0 : f(XIN)/128 or f(XCIN)/128 0 1 1 1 : f(XIN)/256 or f(XCIN)/256 1 0 0 0 : f(XIN)/512 or f(XCIN)/512 1 0 0 1 : f(XIN)/1024 or f(XCIN)/1024 1 0 1 0 : f(XCIN) Timer Z count source selection bits b7b6b5b4 0 0 0 0 : f(XIN)/2 or f(XCIN)/2 0 0 0 1 : f(XIN)/4 or f(XCIN)/4 0 0 1 0 : f(XIN)/8 or f(XCIN)/8 0 0 1 1 : f(XIN)/16 or f(XCIN)/16 0 1 0 0 : f(XIN)/32 or f(XCIN)/32 0 1 0 1 : f(XIN)/64 or f(XCIN)/64 0 1 1 0 : f(XIN)/128 or f(XCIN)/128 0 1 1 1 : f(XIN)/256 or f(XCIN)/256 1 0 0 0 : f(XIN)/512 or f(XCIN)/512 1 0 0 1 : f(XIN)/1024 or f(XCIN)/1024 1 0 1 0 : f(XCIN)
Not used
1011 : 1100 : 1101 : 1110 : 1111 :
Not used
Fig. 23 Structure of timer 12, X and timer Y, Z count source selection registers
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 30 of 114
3804 Group (Spec. H)
q16-bit Timer
The timer Z is a 16-bit timer. When the timer reaches "000016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to the timer Z is set to "1". When reading/writing to the timer Z, perform reading/writing to both the high-order byte and the low-order byte. When reading the timer Z, read from the high-order byte first, followed by the low-order byte. Do not perform the writing to the timer Z between read operation of the high-order byte and read operation of the low-order byte. When writing to the timer Z, write to the low-order byte first, followed by the high-order byte. Do not perform the reading to the timer Z between write operation of the low-order byte and write operation of the high-order byte. The timer Z can select the count source by the timer Z count source selection bits of timer Y, Z count source selection register (bits 7 to 4 at address 000F16). Timer Z can select one of seven operating modes by setting the timer Z mode register (address 002A16).
(2) Event counter mode
qMode selection This mode can be selected by setting "000" to the timer Z operating mode bits (bits 2 to 0) and setting "1" to the timer/event counter mode switch bit (bit 7) of the timer Z mode register (address 002A16). The valid edge for the count operation depends on the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16). When it is "0", the rising edge is valid. When it is "1", the falling edge is valid. qInterrupt The interrupt at an underflow is the same as the timer mode's. qExplanation of operation The operation is the same as the timer mode's. Set the double-function port of CNTR2 pin and port P47 to input in this mode. Figure 26 shows the timing chart of the timer/event counter mode.
(3) Pulse output mode
qMode selection This mode can be selected by setting "001" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16). qCount source selection In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/ 128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source. In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/ 512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source. qInterrupt The interrupt at an underflow is the same as the timer mode's. qExplanation of operation The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR2 pin. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the output starts with "H" level. When it is "1", the output starts with "L" level. sPrecautions The double-function port of CNTR2 pin and port P47 is automatically set to the timer pulse output port in this mode. The output from CNTR2 pin is initialized to the level depending on CNTR2 active edge switch bit by writing to the timer. When the value of the CNTR2 active edge switch bit is changed, the output level of CNTR2 pin is inverted. Figure 27 shows the timing chart of the pulse output mode.
(1) Timer mode
qMode selection This mode can be selected by setting "000" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16). qCount source selection In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/ 128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source. In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/ 512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source. qInterrupt When an underflow occurs, the INT0/timer Z interrupt request bit (bit 0) of the interrupt request register 1 (address 003C16) is set to "1". qExplanation of operation During timer stop, usually write data to a latch and a timer at the same time to set the timer value. The timer count operation is started by setting "0" to the timer Z count stop bit (bit 6) of the timer Z mode register (address 002A16). When the timer reaches "000016", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued. When writing data to the timer during operation, the data is written only into the latch. Then the new latch value is reloaded into the timer at the next underflow.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 31 of 114
3804 Group (Spec. H)
(4) Pulse period measurement mode
qMode selection This mode can be selected by setting "010" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16). qCount source selection In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source. In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source. qInterrupt The interrupt at an underflow is the same as the timer mode's. When the pulse period measurement is completed, the INT4/ CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to "1". qExplanation of operation The cycle of the pulse which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the timer counts during the term from one falling edge of CNTR2 pin input to the next falling edge. When it is "1", the timer counts during the term from one rising edge input to the next rising edge input. When the valid edge of measurement completion/start is detected, the 1's complement of the timer value is written to the timer latch and "FFFF16" is set to the timer. Furthermore when the timer underflows, the timer Z interrupt request occurs and "FFFF16" is set to the timer. When reading the timer Z, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion. sPrecautions Set the double-function port of CNTR2 pin and port P47 to input in this mode. A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period). Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement. "FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start. Figure 28 shows the timing chart of the pulse period measurement mode.
(5) Pulse width measurement mode
qMode selection This mode can be selected by setting "011" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16). qCount source selection In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source. In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source. qInterrupt The interrupt at an underflow is the same as the timer mode's. When the pulse widths measurement is completed, the INT4/ CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to "1". qExplanation of operation The pulse width which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is "0", the timer counts during the term from one rising edge input to the next falling edge input ("H" term). When it is "1", the timer counts during the term from one falling edge of CNTR2 pin input to the next rising edge of input ("L" term). When the valid edge of measurement completion is detected, the 1's complement of the timer value is written to the timer latch. When the valid edge of measurement completion/start is detected, "FFFF16" is set to the timer. When the timer Z underflows, the timer Z interrupt occurs and "FFFF16" is set to the timer Z. When reading the timer Z, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion. sPrecautions Set the double-function port of CNTR2 pin and port P47 to input in this mode. A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse widths). Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement. "FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start. Figure 29 shows the timing chart of the pulse width measurement mode.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 32 of 114
3804 Group (Spec. H)
(6) Programmable waveform generating mode
qMode selection This mode can be selected by setting "100" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16). qCount source selection In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source. In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/ 512 or 1/1024 of f(XCIN); or f(XCIN) can be selected as the count source. qInterrupt The interrupt at an underflow is the same as the timer mode's. qExplanation of operation The operation is the same as the timer mode's. Moreover the timer outputs the data set in the output level latch (bit 4) of the timer Z mode register (address 002A16) from the CNTR2 pin each time the timer underflows. Changing the value of the output level latch and the timer latch after an underflow makes it possible to output an optional waveform from the CNTR2 pin. sPrecautions The double-function port of CNTR2 pin and port P47 is automatically set to the programmable waveform generating port in this mode. Figure 30 shows the timing chart of the programmable waveform generating mode.
*"L" one-shot pulse; Bit 5 of timer Z mode register = "1" The output level of the CNTR2 pin is initialized to "H" at mode selection. When trigger generation (input signal to INT1 pin) is detected, "L" is output from the CNTR2 pin. When an underflow occurs, "H" is output. The "L" one-shot pulse width is set by the setting value to the timer Z low-order and high-order. When trigger generating is detected during timer count stop, although "L" is output from the CNTR2 pin, "L" output state continues because an underflow does not occur. sPrecautions Set the double-function port of INT1 pin and port P42 to input in this mode. Set the double-function port of CNTR2 pin and port P22 is automatically set to the programmable one-shot generating port in this mode. This mode cannot be used in low-speed mode. If the value of the CNTR2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes. Figure 31 shows the timing chart of the programmable one-shot generating mode.
sNotes regarding all modes
qTimer Z write control Which write control can be selected by the timer Z write control bit (bit 3) of the timer Z mode register (address 002A16), writing data to both the latch and the timer at the same time or writing data only to the latch. When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer Z and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer Z. In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined. qTimer Z read control A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped. However, a read-out of timer latch value is impossible. qSwitch of interrupt active edge of CNTR2 and INT1 Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the INT1 active edge selection bit. qSwitch of count source When switching the count source by the timer Z count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals. Therefore, select the timer count source before setting the value to the prescaler and the timer. qUsage of CNTR2 pin as normal I/O port To use the CNTR2 pin as normal I/O port P47, set timer Z operating mode bits (b2, b1, b0) of timer Z mode register (address 002A16) to "000".
(7) Programmable one-shot generating mode
qMode selection This mode can be selected by setting "101" to the timer Z operating mode bits (bits 2 to 0) and setting "0" to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16). qCount source selection In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/ 128, 1/256, 1/512 or 1/1024 of f(XIN); or f(XCIN) can be selected as the count source. qInterrupt The interrupt at an underflow is the same as the timer mode's. The trigger to generate one-shot pulse can be selected by the INT1 active edge selection bit (bit 1) of the interrupt edge selection register (address 003A16). When it is "0", the falling edge active is selected; when it is "1", the rising edge active is selected. When the valid edge of the INT1 pin is detected, the INT1 interrupt request bit (bit 1) of the interrupt request register 1 (address 003C16) is set to "1". qExplanation of operation *"H" one-shot pulse; Bit 5 of timer Z mode register = "0" The output level of the CNTR2 pin is initialized to "L" at mode selection. When trigger generation (input signal to INT1 pin) is detected, "H" is output from the CNTR2 pin. When an underflow occurs, "L" is output. The "H" one-shot pulse width is set by the setting value to the timer Z register low-order and high-order. When trigger generating is detected during timer count stop, although "H" is output from the CNTR2 pin, "H" output state continues because an underflow does not occur.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 33 of 114
3804 Group (Spec. H)
P42/INT1 Programmable one-shot generating mode
Programmable one-shot generating circuit
CNTR2 active edge Data bus Programmable one-shot switch bit "1" generating mode
"0"
Programmable waveform generating mode Output level latch
D T Q
To INT1 interrupt request bit
Pulse output mode CNTR2 active edge switch bit
S Q T "001" "100" "101" Q "0" "1"
Pulse output mode
Timer Z operating mode bits Port P47 direction register
Timer Z low-order latch Port P47 latch Timer Z low-order
Timer Z high-order latch Timer Z high-order To timer Z interrupt request bit
Pulse period measurement mode Pulse width measurement mode
Edge detection circuit
"1"
"1"
To CNTR2 interrupt request bit
Clock for timer Z
P47/CNTR2
"0"
f(XCIN) "0"
CNTR2 active edge switch bit
XIN
Timer/Event counter mode switch bit
Timer Z count stop bit
XCIN
Count source Divider selection bit (1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, 1/1024)
Fig. 24 Block diagram of timer Z
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 34 of 114
3804 Group (Spec. H)
b7
b0
Timer Z mode register (TZM : address 002A16) Timer Z operating mode bits b2b1b0 0 0 0 : Timer/Event counter mode 0 0 1 : Pulse output mode 0 1 0 : Pulse period measurement mode 0 1 1 : Pulse width measurement mode 1 0 0 : Programmable waveform generating mode 1 0 1 : Programmable one-shot generating mode 1 1 0 : Not available 1 1 1 : Not available Timer Z write control bit 0 : Writing data to both latch and timer simultaneously 1 : Writing data only to latch Output level latch 0 : "L" output 1 : "H" output CNTR2 active edge switch bit 0 : *Event counter mode: Count at rising edge *Pulse output mode: Start outputting "H" *Pulse period measurement mode: Measurement between two falling edges *Pulse width measurement mode: Measurement of "H" term *Programmable one-shot generating mode: After start outputting "L", "H" one-shot pulse generated *Interrupt at falling edge 1 : *Event counter mode: Count at falling edge *Pulse output mode: Start outputting "L" *Pulse period measurement mode: Measurement between two rising edges *Pulse width measurement mode: Measurement of "L" term *Programmable one-shot generating mode: After start outputting "H", "L" one-shot pulse generated *Interrupt at rising edge Timer Z count stop bit 0 : Count start 1 : Count stop Timer/Event counter mode switch bit (Note) 0 : Timer mode 1 : Event counter mode Note: When selecting the modes except the timer/event counter mode, set "0" to this bit.
Fig. 25 Structure of timer Z mode register
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 35 of 114
3804 Group (Spec. H)
FFFF16 TL
000016 TR TR TR
TL : Value set to timer latch TR : Timer interrupt request
Fig. 26 Timing chart of timer/event counter mode
FFFF16
TL
000016 TR TR TR TR
Waveform output from CNTR2 pin CNTR2 CNTR2 TL : Value set to timer latch TR : Timer interrupt request CNTR2 : CNTR2 interrupt request (CNTR2 active edge switch bit = "0"; Falling edge active)
Fig. 27 Timing chart of pulse output mode
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 36 of 114
3804 Group (Spec. H)
000016 T3 T2 T1 FFFF16 TR FFFF16 + T1 Signal input from CNTR2 pin CNTR2 CNTR2 CNTR2 of rising edge active TR : Timer interrupt request CNTR2 : CNTR2 interrupt request
Fig. 28 Timing chart of pulse period measurement mode (Measuring term between two rising edges)
TR T2 T3 FFFF16
CNTR2
CNTR2
000016 T3 T2 T1 FFFF16 TR
Signal input from CNTR2 pin
FFFF16 + T2
T3
T1
CNTR2 CNTR2 CNTR2 CNTR2 interrupt of rising edge active; Measurement of "L" width TR : Timer interrupt request CNTR2 : CNTR2 interrupt request
Fig. 29 Timing chart of pulse width measurement mode (Measuring "L" term)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 37 of 114
3804 Group (Spec. H)
FFFF16 T3 L T2 T1 000016
Signal output from CNTR2 pin
L TR
T1
T3
T2
TR TR TR CNTR2 CNTR2 L : Timer initial value TR : Timer interrupt request CNTR2 : CNTR2 interrupt request (CNTR2 active edge switch bit = "0"; Falling edge active)
Fig. 30 Timing chart of programmable waveform generating mode
FFFF16
L
Signal input from INT1 pin Signal output from CNTR2 pin
TR
TR
TR
L CNTR2
L CNTR2
L
L : One-shot pulse width TR : Timer interrupt request CNTR2 : CNTR2 interrupt request (CNTR2 active edge switch bit = "0"; Falling edge active)
Fig. 31 Timing chart of programmable one-shot generating mode ("H" one-shot pulse generating)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 38 of 114
3804 Group (Spec. H)
SERIAL INTERFACE Serial I/O1
Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O1. A dedicated timer is also provided for baud rate generation.
(1) Clock Synchronous Serial I/O Mode
Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6 of address 001A16) to "1". For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.
Data bus Serial I/O1 control register Address 001A16
Address 001816
Receive buffer register 1
Receive buffer full flag (RBF) Receive interrupt request (RI) Clock control circuit
P44/RXD1
Receive shift register 1
Shift clock P46/SCLK1
BRG count source selection bit f(XIN) (f(XCIN) in low-speed mode) 1/4 P47/SRDY1 F/F Falling-edge detector
Serial I/O1 synchronous clock selection bit Frequency division ratio 1/(n+1) Baud rate generator 1 1/4 Address 001C16 Clock control circuit Shift clock Transmit shift completion flag (TSC) Transmit interrupt source selection bit Transmit interrupt request (TI) Transmit buffer empty flag (TBE) Serial I/O1 status register Address 001916
P45/TXD1
Transmit shift register 1 Transmit buffer register 1
Address 001816 Data bus
Fig. 32 Block diagram of clock synchronous serial I/O1
Transfer shift clock (1/2 to 1/2048 of the internal clock, or an external clock) Serial output TxD1 Serial input RxD1 D0 D0 D1 D1 D2 D2 D3 D3 D4 D4 D5 D5 D6 D6 D7 D7
Receive enable signal SRDY1 Write pulse to receive/transmit buffer register (address 001816) TBE = 0 RBF = 1 TSC = 1 Overrun error (OE) detection
TBE = 1 TSC = 0
Notes 1: As the transmit interrupt (TI), which can be selected, either when the transmit buffer has emptied (TBE=1) or after the transmit shift operation has ended (TSC=1), by setting the transmit interrupt source selection bit (TIC) of the serial I/O1 control register. 2: If data is written to the transmit buffer register when TSC=0, the transmit clock is generated continuously and serial data is output continuously from the TxD pin. 3: The receive interrupt (RI) is set when the receive buffer full flag (RBF) becomes "1" .
Fig. 33 Operation of clock synchronous serial I/O1
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 39 of 114
3804 Group (Spec. H)
(2) Asynchronous Serial I/O (UART) Mode
Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to "0". Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical. The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register. The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.
Data bus Address 001816 OE Receive buffer register 1 Character length selection bit ST detector 7 bits Receive shift register 1 8 bits PE FE SP detector Clock control circuit Serial I/O1 synchronous clock selection bit P46/SCLK1 BRG count source selection bit Frequency division ratio 1/(n+1) f(XIN) Baud rate generator (f(XCIN) in low-speed mode) Address 001C16 1/4 ST/SP/PA generator 1/16 P45/TXD1 Character length selection bit
Transmit buffer register 1 Transmit shift register 1
Serial I/O1 control register Address 001A16 Receive buffer full flag (RBF) Receive interrupt request (RI) 1/16 UART1 control register Address 001B16
P44/RXD1
Transmit shift completion flag (TSC) Transmit interrupt source selection bit Transmit interrupt request (TI) Transmit buffer empty flag (TBE) Serial I/O1 status register Address 001916
Address 001816 Data bus
Fig. 34 Block diagram of UART serial I/O1
Transmit or receive clock
Transmit buffer write signal TBE=0 TSC=0 TBE=1 Serial output TXD1 ST TBE=0 TBE=1 TSC=1
D0
D1 1 start bit 7 or 8 data bit 1 or 0 parity bit 1 or 2 stop bit (s)
SP
ST
D0
D1
SP Generated at 2nd bit in 2-stop-bit mode
Receive buffer read signal
RBF=0 RBF=1 RBF=1
Serial input RXD1
ST
D0
D1
SP
ST
D0
D1
SP
Notes 1: Error flag detection occurs at the same time that the RBF flag becomes "1" (at 1st stop bit, during reception). 2: As the transmit interrupt (TI), when either the TBE or TSC flag becomes "1," can be selected to occur depending on the setting of the transmit interrupt source selection bit (TIC) of the serial I/O1 control register. 3: The receive interrupt (RI) is set when the RBF flag becomes "1." 4: After data is written to the transmit buffer when TSC=1, 0.5 to 1.5 cycles of the data shift cycle are necessary until changing to TSC=0.
Fig. 35 Operation of UART serial I/O1
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 40 of 114
3804 Group (Spec. H)
[Serial I/O1 Control Register (SIO1CON)] 001A16
The serial I/O1 control register consists of eight control bits for the serial I/O1 function.
[UART1 Control Register (UART1CON)] 001B16
The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P45/TXD1 pin.
[Serial I/O1 Status Register (SIO1STS)] 001916
The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O1 function and various errors. Three of the flags (bits 4 to 6) are valid only in UART mode. The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read. If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also clears all the status flags, including the error flags. Bits 0 to 6 of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".
[Transmit Buffer Register 1/Receive Buffer Register 1 (TB1/RB1)] 001816
The transmit buffer register 1 and the receive buffer register 1 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".
[Baud Rate Generator 1 (BRG1)] 001C16
The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 41 of 114
3804 Group (Spec. H)
b7
b0
Serial I/O1 status register (SIO1STS : address 001916) Transmit buffer empty flag (TBE) 0: Buffer full 1: Buffer empty Receive buffer full flag (RBF) 0: Buffer empty 1: Buffer full Transmit shift completion flag (TSC) 0: Transmit shift in progress 1: Transmit shift completed Overrun error flag (OE) 0: No error 1: Overrun error Parity error flag (PE) 0: No error 1: Parity error Framing error flag (FE) 0: No error 1: Framing error Summing error flag (SE) 0: (OE) U (PE) U (FE)=0 1: (OE) U (PE) U (FE)=1 Not used (returns "1" when read)
b7
b0
Serial I/O1 control register (SIO1CON : address 001A16) BRG count source selection bit (CSS) 0: f(XIN) (f(XCIN) in low-speed mode) 1: f(XIN)/4 (f(XCIN)/4 in low-speed mode) Serial I/O1 synchronous clock selection bit (SCS) 0: BRG output divided by 4 when clock synchronous serial I/O is selected, BRG output divided by 16 when UART is selected. 1: External clock input when clock synchronous serial I/O is selected, external clock input divided by 16 when UART is selected. SRDY1 output enable bit (SRDY) 0: P47 pin operates as normal I/O pin 1: P47 pin operates as SRDY1 output pin Transmit interrupt source selection bit (TIC) 0: Interrupt when transmit buffer has emptied 1: Interrupt when transmit shift operation is completed Transmit enable bit (TE) 0: Transmit disabled 1: Transmit enabled Receive enable bit (RE) 0: Receive disabled 1: Receive enabled Serial I/O1 mode selection bit (SIOM) 0: Clock asynchronous (UART) serial I/O 1: Clock synchronous serial I/O Serial I/O1 enable bit (SIOE) 0: Serial I/O1 disabled (pins P44 to P47 operate as normal I/O pins) 1: Serial I/O1 enabled (pins P44 to P47 operate as serial I/O pins)
b7
b0
UART1 control register (UART1CON : address 001B16) Character length selection bit (CHAS) 0: 8 bits 1: 7 bits Parity enable bit (PARE) 0: Parity checking disabled 1: Parity checking enabled Parity selection bit (PARS) 0: Even parity 1: Odd parity Stop bit length selection bit (STPS) 0: 1 stop bit 1: 2 stop bits P45/TXD1 P-channel output disable bit (POFF) 0: CMOS output (in output mode) 1: N-channel open drain output (in output mode) Not used (return "1" when read)
Fig. 36 Structure of serial I/O1 control registers
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 42 of 114
3804 Group (Spec. H)
s Notes concerning serial I/O1
1. Notes when selecting clock synchronous serial I/O 1.1 Stop of transmission operation q Note Clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled). q Reason Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs. 1.2 Stop of receive operation q Note Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O1 enable bit to "0" (serial I/O disabled). 1.3 Stop of transmit/receive operation q Note Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled). (when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.) q Reason In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized. In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (serial I/O disabled) (refer to 1.1).
2. Notes when selecting clock asynchronous serial I/O 2.1 Stop of transmission operation q Note Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0". q Reason Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs. 2.2 Stop of receive operation q Note Clear the receive enable bit to "0" (receive disabled). 2.3 Stop of transmit/receive operation q Note 1 (only transmission operation is stopped) Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0". q Reason Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, SCLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs. q Note 2 (only receive operation is stopped) Clear the receive enable bit to "0" (receive disabled).
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 43 of 114
3804 Group (Spec. H)
3. SRDY1 output of reception side q Note When signals are output from the SRDY1 pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDY1 output enable bit, and the transmit enable bit to "1" (transmit enabled). 4. Setting serial I/O1 control register again q Note Set the serial I/O1 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0." Clear both the transmit enable bit (TE) and the receive enable bit (RE) to "0" 7. Transmit interrupt request when transmit enable bit is set q Note When using the transmit interrupt, take the following sequence. Set the serial I/O1 transmit interrupt enable bit to "0" (disabled). Set the transmit enable bit to "1". Set the serial I/O1 transmit interrupt request bit to "0" after 1 or more instruction has executed. Set the serial I/O1 transmit interrupt enable bit to "1" (enabled). q Reason When the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.
Set the bits 0 to 3 and bit 6 of the serial I/O control register
Set both the transmit enable bit (TE) and the receive enable bit (RE), or one of them to "1"
Can be set with the LDM instruction at the same time
5. Data transmission control with referring to transmit shift register completion flag q Note After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay. 6. Transmission control when external clock is selected q Note When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK1 input level. Also, write data to the transmit buffer register at "H" of the SCLK1 input level.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 44 of 114
3804 Group (Spec. H)
Serial I/O2
The serial I/O2 function can be used only for clock synchronous serial I/O2. For clock synchronous serial I/O2, the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.
b7
b0
Serial I/O2 control register (SIO2CON : address 001D16) Internal synchronous clock selection bits
b2 b1 b0
[Serial I/O2 Control Register (SIO2CON)] 001D16
The serial I/O2 control register contains eight bits which control various serial I/O2 functions.
0 0 0: f(XIN)/8 (f(XCIN)/8 in low-speed mode) 0 0 1: f(XIN)/16 (f(XCIN)/16 in low-speed mode) 0 1 0: f(XIN)/32 (f(XCIN)/32 in low-speed mode) 0 1 1: f(XIN)/64 (f(XCIN)/64 in low-speed mode) 1 1 0: f(XIN)/128 (f(XCIN)/128 in low-speed mode) 1 1 1: f(XIN)/256 (f(XCIN)/256 in low-speed mode) Serial I/O2 port selection bit 0: I/O port 1: SOUT2,SCLK2 signal output SRDY2 output enable bit 0: I/O port 1: SRDY2 signal output Transfer direction selection bit 0: LSB first 1: MSB first Serial I/O2 synchronous clock selection bit 0: External clock 1: Internal clock P51/SOUT2 P-channel output disable bit 0: CMOS output (in output mode) 1: N-channel open drain output (in output mode)
Fig. 37 Structure of serial I/O2 control register
1/8 1/16
Divider
Internal synchronous clock selection bits
f(XIN) (f(XCIN) in low-speed mode)
1/32 1/64 1/128 1/256
Data bus
P53 latch
"0 "
P53/SRDY2
Serial I/O2 synchronous clock selection bit "1"
Synchronization circuit
SCLK2
SRDY2 "1 " SRDY2 output enable bit
"0" External clock
P52 latch
"0 "
P52/SCLK2
"1 " Serial I/O2 port selection bit
Serial I/O counter 2 (3)
Serial I/O2 interrupt request
P51 latch
"0 "
P51/SOUT2
"1 " Serial I/O2 port selection bit
P50/SIN2
Serial I/O2 register (8)
Address 001F16
Fig. 38 Block diagram of serial I/O2
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 45 of 114
3804 Group (Spec. H)
Transfer clock (Note 1) Serial I/O2 register write signal
(Note 2)
Serial I/O2 output SOUT2 Serial I/O2 input SIN2
D0
D1
D2
D3
D4
D5
D6
D7
Receive enable signal SRDY2
Serial I/O2 interrupt request bit set Notes 1: When the internal clock is selected as the transfer clock, the divide ratio of f(XIN), or f(XCIN) in low-speed mode, can be selected by setting bits 0 to 2 of the serial I/O2 control register. 2: When the internal clock is selected as the transfer clock, the SOUT2 pin goes to high impedance after transfer completion.
Fig. 39 Timing of serial I/O2
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 46 of 114
3804 Group (Spec. H)
Serial I/O3
Serial I/O3 can be used as either clock synchronous or asynchronous (UART) serial I/O3. A dedicated timer is also provided for baud rate generation.
(1) Clock Synchronous Serial I/O Mode
Clock synchronous serial I/O3 mode can be selected by setting the serial I/O3 mode selection bit of the serial I/O3 control register (bit 6 of address 003216) to "1". For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.
Data bus Serial I/O3 control register Address 003216
Address 003016
Receive buffer register 3
Receive buffer full flag (RBF) Receive interrupt request (RI) Clock control circuit
P34/RXD3
Receive shift register 3
Shift clock P36/SCLK3
BRG count source selection bit f(XIN) (f(XCIN) in low-speed mode) 1/4 P37/SRDY3 F/F Falling-edge detector
Serial I/O3 synchronous clock selection bit Frequency division ratio 1/(n+1) Baud rate generator 3 1/4 Address 002F16 Clock control circuit Shift clock Transmit shift completion flag (TSC) Transmit interrupt source selection bit Transmit interrupt request (TI) Transmit buffer empty flag (TBE) Serial I/O3 status register Address 003116
P35/TXD3
Transmit shift register 3 Transmit buffer register 3
Address 003016 Data bus
Fig. 40 Block diagram of clock synchronous serial I/O3
Transfer shift clock (1/2 to 1/2048 of the internal clock, or an external clock) Serial output TxD3 Serial input RxD3 D0 D0 D1 D1 D2 D2 D3 D3 D4 D4 D5 D5 D6 D6 D7 D7
Receive enable signal SRDY3 Write pulse to receive/transmit buffer register (address 003016) TBE = 0 RBF = 1 TSC = 1 Overrun error (OE) detection
TBE = 1 TSC = 0
Notes 1: As the transmit interrupt (TI), which can be selected, either when the transmit buffer has emptied (TBE=1) or after the transmit shift operation has ended (TSC=1), by setting the transmit interrupt source selection bit (TIC) of the serial I/O3 control register. 2: If data is written to the transmit buffer register when TSC=0, the transmit clock is generated continuously and serial data is output continuously from the TxD pin. 3: The receive interrupt (RI) is set when the receive buffer full flag (RBF) becomes "1" .
Fig. 41 Operation of clock synchronous serial I/O3
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 47 of 114
3804 Group (Spec. H)
(2) Asynchronous Serial I/O (UART) Mode
Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O3 mode selection bit of the serial I/O3 control register to "0". Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical. The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register. The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.
Data bus Address 003016
Receive buffer register 3 OE Character length selection bit ST detector 7 bits Receive shift register 3
Serial I/O3 control register Address 003216 Receive buffer full flag (RBF) Receive interrupt request (RI) 1/16
P34/RXD3
8 bits PE FE SP detector Clock control circuit Serial I/O3 synchronous clock selection bit P36/SCLK3 BRG count source selection bit Frequency division ratio 1/(n+1) f(XIN) Baud rate generator 3 (f(XCIN) in low-speed mode) Address 002F16 1/4 ST/SP/PA generator 1/16 P35/TXD3 Character length selection bit
Transmit buffer register 3 Transmit shift register 3
UART3 control register
Address 003316
Transmit shift completion flag (TSC) Transmit interrupt source selection bit Transmit interrupt request (TI) Transmit buffer empty flag (TBE) Serial I/O3 status register Address 003116
Address 003016 Data bus
Fig. 42 Block diagram of UART serial I/O3
Transmit or receive clock
Transmit buffer write signal TBE=0 TSC=0 TBE=1 Serial output TXD3 ST TBE=0 TBE=1 TSC=1
D0
D1 1 start bit 7 or 8 data bit 1 or 0 parity bit 1 or 2 stop bit (s)
SP
ST
D0
D1
SP Generated at 2nd bit in 2-stop-bit mode
Receive buffer read signal
RBF=0 RBF=1 RBF=1
Serial input RXD3
ST
D0
D1
SP
ST
D0
D1
SP
Notes 1: Error flag detection occurs at the same time that the RBF flag becomes "1" (at 1st stop bit, during reception). 2: As the transmit interrupt (TI), when either the TBE or TSC flag becomes "1," can be selected to occur depending on the setting of the transmit interrupt source selection bit (TIC) of the serial I/O3 control register. 3: The receive interrupt (RI) is set when the RBF flag becomes "1." 4: After data is written to the transmit buffer when TSC=1, 0.5 to 1.5 cycles of the data shift cycle are necessary until changing to TSC=0.
Fig. 43 Operation of UART serial I/O3
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 48 of 114
3804 Group (Spec. H)
[Serial I/O3 Control Register (SIO3CON)] 003216
The serial I/O3 control register consists of eight control bits for the serial I/O3 function.
[UART3 Control Register (UART3CON)] 003316
The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P35/TXD3 pin.
[Serial I/O3 Status Register (SIO3STS)] 003116
The read-only serial I/O3 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O3 function and various errors. Three of the flags (bits 4 to 6) are valid only in UART mode. The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer register is read. If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O3 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O3 enable bit SIOE (bit 7 of the serial I/O3 control register) also clears all the status flags, including the error flags. Bits 0 to 6 of the serial I/O3 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O3 control register has been set to "1", the transmit shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".
[Transmit Buffer Register 3/Receive Buffer Register 3 (TB3/RB3)] 003016
The transmit buffer register 3 and the receive buffer register 3 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is "0".
[Baud Rate Generator 3 (BRG3)] 002F16
The baud rate generator determines the baud rate for serial transfer. The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 49 of 114
3804 Group (Spec. H)
b7
b0
Serial I/O3 status register (SIO3STS : address 003116) Transmit buffer empty flag (TBE) 0: Buffer full 1: Buffer empty Receive buffer full flag (RBF) 0: Buffer empty 1: Buffer full Transmit shift completion flag (TSC) 0: Transmit shift in progress 1: Transmit shift completed Overrun error flag (OE) 0: No error 1: Overrun error Parity error flag (PE) 0: No error 1: Parity error Framing error flag (FE) 0: No error 1: Framing error Summing error flag (SE) 0: (OE) U (PE) U (FE)=0 1: (OE) U (PE) U (FE)=1 Not used (returns "1" when read)
b7
b0
Serial I/O3 control register (SIO3CON : address 003216) BRG count source selection bit (CSS) 0: f(XIN) (f(XCIN) in low-speed mode) 1: f(XIN)/4 (f(XCIN)/4 in low-speed mode) Serial I/O3 synchronous clock selection bit (SCS) 0: BRG output divided by 4 when clock synchronous serial I/O is selected, BRG output divided by 16 when UART is selected. 1: External clock input when clock synchronous serial I/O is selected, external clock input divided by 16 when UART is selected. SRDY3 output enable bit (SRDY) 0: P37 pin operates as normal I/O pin 1: P37 pin operates as SRDY3 output pin Transmit interrupt source selection bit (TIC) 0: Interrupt when transmit buffer has emptied 1: Interrupt when transmit shift operation is completed Transmit enable bit (TE) 0: Transmit disabled 1: Transmit enabled Receive enable bit (RE) 0: Receive disabled 1: Receive enabled Serial I/O3 mode selection bit (SIOM) 0: Clock asynchronous (UART) serial I/O 1: Clock synchronous serial I/O Serial I/O3 enable bit (SIOE) 0: Serial I/O disabled (pins P34 to P37 operate as normal I/O pins) 1: Serial I/O enabled (pins P34 to P37 operate as serial I/O pins)
b7
b0
UART3 control register (UART3CON : address 003316) Character length selection bit (CHAS) 0: 8 bits 1: 7 bits Parity enable bit (PARE) 0: Parity checking disabled 1: Parity checking enabled Parity selection bit (PARS) 0: Even parity 1: Odd parity Stop bit length selection bit (STPS) 0: 1 stop bit 1: 2 stop bits P35/TXD3 P-channel output disable bit (POFF) 0: CMOS output (in output mode) 1: N-channel open drain output (in output mode) Not used (return "1" when read)
Fig. 44 Structure of serial I/O3 control registers
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 50 of 114
3804 Group (Spec. H)
s Notes concerning serial I/O3
1. Notes when selecting clock synchronous serial I/O 1.1 Stop of transmission operation q Note Clear the serial I/O3 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled). q Reason Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and SRDY3 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs. 1.2 Stop of receive operation q Note Clear the receive enable bit to "0" (receive disabled), or clear the serial I/O3 enable bit to "0" (serial I/O disabled). 1.3 Stop of transmit/receive operation q Note Clear both the transmit enable bit and receive enable bit to "0" (transmit and receive disabled). (when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.) q Reason In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized. In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O3 enable bit to "0" (serial I/O disabled) (refer to 1.1).
2. Notes when selecting clock asynchronous serial I/O 2.1 Stop of transmission operation q Note Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0". q Reason Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and SRDY3 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs. 2.2 Stop of receive operation q Note Clear the receive enable bit to "0" (receive disabled). 2.3 Stop of transmit/receive operation q Note 1 (only transmission operation is stopped) Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0". q Reason Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, SCLK3, and SRDY3 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to "1" at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs. q Note 2 (only receive operation is stopped) Clear the receive enable bit to "0" (receive disabled).
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 51 of 114
3804 Group (Spec. H)
3. SRDY3 output of reception side q Note When signals are output from the SRDY3 pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDY3 output enable bit, and the transmit enable bit to "1" (transmit enabled). 4. Setting serial I/O3 control register again q Note Set the serial I/O3 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to "0." Clear both the transmit enable bit (TE) and the receive enable bit (RE) to "0" 7. Transmit interrupt request when transmit enable bit is set q Note When using the transmit interrupt, take the following sequence. Set the serial I/O3 transmit interrupt enable bit to "0" (disabled). Set the transmit enable bit to "1". Set the serial I/O3 transmit interrupt request bit to "0" after 1 or more instruction has executed. Set the serial I/O3 transmit interrupt enable bit to "1" (enabled). q Reason When the transmit enable bit is set to "1", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.
Set the bits 0 to 3 and bit 6 of the serial I/O3 control register
Set both the transmit enable bit (TE) and the receive enable bit (RE), or one of them to "1"
Can be set with the LDM instruction at the same time
5. Data transmission control with referring to transmit shift register completion flag q Note After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from "1" to "0" with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay. 6. Transmission control when external clock is selected q Note When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to "1" at "H" of the SCLK3 input level. Also, write data to the transmit buffer register at "H" of the SCLK input level.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 52 of 114
3804 Group (Spec. H)
PULSE WIDTH MODULATION (PWM)
The 3804 group (Spec. H) has PWM functions with an 8-bit resolution, based on a signal that is the clock input XIN or that clock input divided by 2 or the clock input XCIN or that clock input divided by 2 in low-speed mode.
PWM Operation
When bit 0 (PWM enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H". If the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.
Data Setting
The PWM output pin also functions as port P56. Set the PWM period by the PWM prescaler, and set the "H" term of output pulse by the PWM register. If the value in the PWM prescaler is n and the value in the PWM register is m (where n = 0 to 255 and m = 0 to 255) : PWM period = 255 (n+1) / f(XIN) = 31.875 (n+1) s (when f(XIN) = 8 MHz) Output pulse "H" term = PWM period m / 255 = 0.125 (n+1) m s (when f(XIN) = 8 MHz)
31.875 m (n+1) s 255 PWM output T = [31.875 (n+1)] s m: Contents of PWM register n : Contents of PWM prescaler T : PWM period (when f(XIN) = 8 MHz
Fig. 45 Timing of PWM period
Data bus
PWM prescaler pre-latch
PWM register pre-latch
Transfer control circuit
PWM prescaler latch Count source selection bit XIN
or
PWM register latch
"0" "1"
Port P56 PWM register
PWM prescaler
XCIN 1/2
Port P56 latch
PWM enable bit
Fig. 46 Block diagram of PWM function
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 53 of 114
3804 Group (Spec. H)
b7
b0
PWM control register (PWMCON : address 002B16) PWM function enable bit 0: PWM disabled 1: PWM enabled Count source selection bit 0: f(XIN) 1: f(XIN)/2 Not used (return "0" when read)
Fig. 47 Structure of PWM control register
A
B
C
B= C T2 T
PWM output T PWM register write signal T T2
(Changes "H" term from "A" to "B".)
PWM prescaler write signal
(Changes PWM period from "T" to "T2".)
When the contents of the PWM register or PWM prescaler have changed, the PWM output will change from the next period after the change.
Fig. 48 PWM output timing when PWM register or PWM prescaler is changed
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 54 of 114
3804 Group (Spec. H)
A/D CONVERTER [AD Conversion Register 1, 2 (AD1, AD2)] 003516, 003816
The AD conversion register is a read-only register that stores the result of an A/D conversion. When reading this register during an A/D conversion, the previous conversion result is read. Bit 7 of the AD conversion register 2 is the conversion mode selection bit. When this bit is set to "0," the A/D converter becomes the 10-bit A/D mode. When this bit is set to "1," that becomes the 8-bit A/D mode. The conversion result of the 8-bit A/D mode is stored in the AD conversion register 1. As for 10-bit A/D mode, not only 10-bit reading but also only high-order 8-bit reading of conversion result can be performed by selecting the reading procedure of the AD conversion registers 1, 2 after A/D conversion is completed (in Figure 50). As for 10-bit A/D mode, the 8-bit reading inclined to MSB is performed when reading the AD converter register 1 after A/D conversion is started; and when the AD converter register 1 is read after reading the AD converter register 2, the 8-bit reading inclined to LSB is performed.
Channel Selector
The channel selector selects one of ports P67/AN7 to P60/AN0 or P07/AN15 to P00/AN8, and inputs the voltage to the comparator.
Comparator and Control Circuit
The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the AD conversion registers 1, 2. When an A/D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1". Note that because the comparator consists of a capacitor coupling, set f(XIN) to 500 kHz or more during an A/D conversion.
b7
b0
AD/DA control register (ADCON : address 003416) Analog input pin selection bits 1
b2 b1 b0
[AD/DA Control Register (ADCON)] 003416
The AD/DA control register controls the A/D conversion process. Bits 0 to 2 and bit 4 select a specific analog input pin. Bit 3 signals the completion of an A/D conversion. The value of this bit remains at "0" during an A/D conversion, and changes to "1" when an A/D conversion ends. Writing "0" to this bit starts the A/D conversion.
0 0 0 0 1 1 1 1
0 0 1 1 0 0 1 1
0: P60/AN0 or P00/AN8 1: P61/AN1 or P01/AN9 0: P62/AN2 or P02/AN10 1: P63/AN3 or P03/AN11 0: P64/AN4 or P04/AN12 1: P65/AN5 or P05/AN13 0: P66/AN6 or P06/AN14 1: P67/AN7 or P07/AN15
AD conversion completion bit 0: Conversion in progress 1: Conversion completed Analog input pin selection bit 2 0: AN0 to AN7 side 1: AN8 to AN15 side Not used (returns "0" when read) DA1 output enable bit 0: DA1 output disabled 1: DA1 output enabled DA2 output enable bit 0: DA2 output disabled 1: DA2 output enabled
Comparison Voltage Generator
The comparison voltage generator divides the voltage between VREF and AVSS into 1024, and that outputs the comparison voltage in the 10-bit A/D mode (256 division in 8-bit A/D mode). The A/D converter successively compares the comparison voltage Vref in each mode, dividing the VREF voltage (see below), with the input voltage. * 10-bit A/D mode (10-bit reading) Vref = VREF n (n = 0-1023) 1024 * 10-bit A/D mode (8-bit reading) Vref = VREF n (n = 0-255) 256 * 8-bit A/D mode Vref = VREF (n-0.5) (n = 1-255) 256 =0 (n = 0)
Fig. 49 Structure of AD/DA control register
10-bit reading
(Read address 003816 before 003516) b0 b7 AD conversion register 2 0 b9 b8 (AD2: address 003816) b7 b0 AD conversion register 1 b7 b6 b5 b4 b3 b2 b1 b0 (AD1: address 003516)
Note : Bits 2 to 6 of address 003816 become "0" at reading.
8-bit reading
(Read only address 003516) b7 b0 AD conversion register 1 b9 b8 b7 b6 b5 b4 b3 b2 (AD1: address 003516)
Fig. 50 Structure of 10-bit A/D mode reading
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 55 of 114
3804 Group (Spec. H)
Data bus
AD/DA control register (Address 003416)
b7
b0
4 P60/AN0 P61/AN1 P62/AN2 P63/AN3 P64/AN4 P65/AN5 P66/AN6 P67/AN7 P00/AN8 P01/AN9 P02/AN10 P03/AN11 P04/AN12 P05/AN13 P06/AN14 P07/AN15 A/D control circuit AD conversion register 2 AD conversion register 1 10 Resistor ladder AD converter interrupt request
Comparator
(Address 003816) (Address 003516)
Channel selector
VREF AVSS
Fig. 51 Block diagram of A/D converter
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 56 of 114
3804 Group (Spec. H)
D/A CONVERTER
The 3804 group (Spec. H) has two internal D/A converters (DA1 and DA2) with 8-bit resolution. The D/A conversion is performed by setting the value in each DA conversion register. The result of D/A conversion is output from the DA1 or DA2 pin by setting the DA output enable bit to "1". When using the D/A converter, the corresponding port direction register bit (P30/DA1 or P31/DA2) must be set to "0" (input status). The output analog voltage V is determined by the value n (decimal notation) in the DA conversion register as follows: V = VREF n/256 (n = 0 to 255) Where VREF is the reference voltage. At reset, the DA conversion registers are cleared to "0016", and the DA output enable bits are cleared to "0", and the P30/DA1 and P31/DA2 pins become high impedance. The DA output does not have buffers. Accordingly, connect an external buffer when driving a low-impedance load.
DA1 conversion register (8) DA1 output enable bit P30/DA1
Data bus
R-2R resistor ladder
DA2 conversion register (8) DA2 output enable bit P31/DA2
R-2R resistor ladder
Fig. 52 Block diagram of D/A converter
"0" DA1 output enable bit R P30/DA1 "1" MSB DA1 conversion register "0" "1" 2R
R
R
R
R
R
R
2R
2R
2R
2R
2R
2R
2R
2R LSB
AVSS VREF
Fig. 53 Equivalent connection circuit of D/A converter (DA1)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 57 of 114
3804 Group (Spec. H)
WATCHDOG TIMER
The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H.
Watchdog Timer Initial Value
Watchdog timer L is set to "FF16" and watchdog timer H is set to "FF16" by writing to the watchdog timer control register (address 001E16) or at a reset. Any write instruction that causes a write signal can be used, such as the STA, LDM, CLB, etc. Data can only be written to bits 6 and 7 of the watchdog timer control register. Regardless of the value written to bits 0 to 5, the above-mentioned value will be set to each timer.
When bit 6 of the watchdog timer control register is kept at "0", the STP instruction is enabled. When that is executed, both the clock and the watchdog timer stop. Count re-starts at the same time as the release of stop mode (Note). The watchdog timer does not stop while a WIT instruction is executed. In addition, the STP instruction is disabled by writing "1" to this bit again. When the STP instruction is executed at this time, it is processed as an undefined instruction, and an internal reset occurs. Once a "1" is written to this bit, it cannot be programmed to "0" again. The following shows the period between the write execution to the watchdog timer control register and the underflow of watchdog timer H. Bit 7 of the watchdog timer control register is "0": when XCIN = 32.768 kHz; 32 s when XIN = 16 MHz; 65.536 ms Bit 7 of the watchdog timer control register is "1": when XCIN = 32.768 kHz; 125 ms when XIN = 16 MHz; 256 s
Note: The watchdog timer continues to count even while waiting for a stop release. Therefore, make sure that watchdog timer H does not underflow during this period.
Watchdog Timer Operations
The watchdog timer stops at reset and a countdown is started by the writing to the watchdog timer control register. An internal reset occurs when watchdog timer H underflows. The reset is released after its release time. After the release, the program is restarted from the reset vector address. Usually, write to the watchdog timer control register by software before an underflow of the watchdog timer H. The watchdog timer does not function if the watchdog timer control register is not written to at least once.
XCIN "10" Main clock division ratio selection bits (Note) XIN
"FF16" is set when watchdog timer control register is written to. Watchdog timer L (8) 1/16
Data bus "FF16" is set when watchdog timer control register is written to. Watchdog timer H (8)
"0" "1"
"00" "01"
Watchdog timer H count source selection bit
STP instruction disable bit STP instruction Reset circuit Reset release time waiting Note: Either high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register. Internal reset
RESET
Fig. 54 Block diagram of Watchdog timer
b7
b0
Watchdog timer control register (WDTCON : address 001E16) Watchdog timer H (for read-out of high-order 6 bit) STP instruction disable bit 0: STP instruction enabled 1: STP instruction disabled Watchdog timer H count source selection bit 0: Watchdog timer L underflow 1: f(XIN)/16 or f(XCIN)/16
Fig. 55 Structure of Watchdog timer control register
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 58 of 114
3804 Group (Spec. H)
MULTI-MASTER I2C-BUS INTERFACE
The 3804 group (Spec. H) has the multi-master interface. The multi-master I2C-BUS interface is a serial communications circuit, conforming to the Philips I2C-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications. Figure 56 shows a block diagram of the multi-master I2C-BUS interface and Table 7 lists the multi-master I 2 C-BUS interface functions. This multi-master I2C-BUS interface consists of the I2C slave address registers 0 to 2, the I 2C data shift register, the I 2C clock control register, the I2C control register, the I2C status register, the I2C START/STOP condition control register, the I2C special mode control register, the I2C special mode status register, and other control circuits. When using the multi-master I 2C-BUS interface, set 1 MHz or more to the internal clock . I2C-BUS
Table 7 Multi-master I2C-BUS interface functions Item Function In conformity with Philips I2C-BUS standard: 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode In conformity with Philips I2C-BUS standard: Master transmission Master reception Slave transmission Slave reception 16.1 kHz to 400 kHz (at = 4 MHz)
Format
Communication mode
SCL clock frequency
System clock = f(XIN)/2 (high-speed mode) = f(XIN)/8 (middle-speed mode)
Interrupt generating circuit
Interrupt request signal (SCL, SDA, IRQ)
b7 I2C slave address registers 0 to 2 b0
SAD6 SAD5 SAD4 SAD3 SAD2 SAD1 SAD0 RWB
S0D0-2 Address comparator Serial data (SDA) Noise elimination circuit Data control circuit b7 I2C data shift register
S0
Interrupt generating circuit
Interrupt request signal (I2CIRQ)
b0 b7
MST TRX BB PIN
b0
AL AAS AD0 LRB
SIS SIP SSC4 SSC3 SSC2 SSC1 SSC0
S2D I2C START/STOP condition control register
AL circuit
S1
Internal data bus
I2C status register
BB circuit
Serial clock (SCL)
Noise elimination circuit
Clock control circuit
b7
ACK
b0
ACK FAST CCR4 CCR3 CCR2 CCR1 CCR0 BIT MODE
b7
S PCF PIN2
b0
A AS2 A AS1 A AS0
S2 I2C clock control register
Clock division
System clock ()
S3 I2C special mode status register
b7 b7
TISS TSEL 10BIT AL S SAD
b0
PIN2 HD PIN2 IN HSLAD ACK I CON
b0
ES0 BC2 BC1 BC0
SPCFL
S1D I2C control register
Bit counter
S3D I2 C special mode control register
Fig. 56 Block diagram of multi-master I2C-BUS interface
: Purchase of MITSUBISHI ELECTRIC CORPORATIONS I2C components conveys a license under the Philips I2C Patent Rights to use these components an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 59 of 114
3804 Group (Spec. H)
[I2C Data Shift Register (S0)] 001116
The I2C data shift register (S0: address 001116) is an 8-bit shift register to store receive data and write transmit data. When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL, and each time one-bit data is output, the data of this register are shifted by one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL, and each time one-bit data is input, the data of this register are shifted by one bit to the left. The minimum 2 cycles of the internal clock are required from the rising of the SCL until input to this register. The I2C data shift register is in a write enable status only when the I2C-BUS interface enable bit (ES0 bit) of the I2C control register (S1D: address 001416) is "1". The bit counter is reset by a write instruction to the I2C data shift register. When both the ES0 bit and the MST bit of the I2C status register (S1: address 001316) are "1," the SCL is output by a write instruction to the I2C data shift register. Reading data from the I2C data shift register is always enabled regardless of the ES0 bit value.
b7
b0 I2C slave address register 0 (S0D0: address 0FF716) I2C slave address register 1 (S0D1: address 0FF816) I2C slave address register 2 (S0D2: address 0FF916) Read/write bit Slave address
SAD6 SAD5 SAD4 SAD3 SAD2 SAD1 SAD0 RWB
Fig. 57 Structure of I2C slave address registers 0 to 2
[I2C Slave Address Registers 0 to 2 (S0D0 to S0D2)] 0FF716 to 0FF916
The I2C slave address registers 0 to 2 (S0D0 to S0D2: addresses 0FF716 to 0FF916) consists of a 7-bit slave address and a read/ write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition is detected. *Bit 0: Read/write bit (RWB) This is not used in the 7-bit addressing mode. In the 10-bit addressing mode, set RWB to "0" because the first address data to be received is compared with the contents (SAD6 to SAD0 + RWB) of the I2C slave address registers 0 to 2. When 2-byte address data match slave address, a 7-bit slave address which is received after restart condition has detected and R/W data can be matched by setting "1" to RWB with software. The RWB is cleared to "0" automatically when the stop condition is detected. *Bits 1 to 7: Slave address (SAD0-SAD6) These bits store slave addresses. Regardless of the 7-bit addressing mode or the 10-bit addressing mode, the address data transmitted from the master is compared with these bits' contents.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 60 of 114
3804 Group (Spec. H)
[I2C Clock Control Register (S2)] 001516
The I2C clock control register (S2: address 001516) is used to set ACK control, SCL mode and SCL frequency. *Bits 0 to 4: SCL frequency control bits (CCR0-CCR4) These bits control the SCL frequency. Refer to Table 8. *Bit 5: SCL mode specification bit (FAST MODE) This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is selected. When the bit is set to "1," the high-speed clock mode is selected. When connecting the bus of the high-speed mode I2C bus standard (maximum 400 kbits/s), use 8 MHz or more oscillation frequency f(XIN) in the high-speed mode (2 division clock). *Bit 6: ACK bit (ACK BIT) This bit sets the SDA status when an ACK clock is generated. When this bit is set to "0," the ACK return mode is selected and SDA goes to "L" at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is selected. The SDA is held in the "H" status at the occurrence of an ACK clock. However, when the slave address agree with the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made "L" (ACK is returned). If there is a disagreement between the slave address and the address data, the SDA is automatically made "H" (ACK is not returned).
ACK clock: Clock for acknowledgment
b7
ACK ACK BIT
b0
FAST MODE CCR4 CCR3 CCR2 CCR1 CCR0
I2C clock control register (S2 : address 001516) SCL frequency control bits Refer to Table 8. SCL mode specification bit 0 : Standard clock mode 1 : High-speed clock mode ACK bit 0 : ACK is returned. 1 : ACK is not returned. ACK clock bit 0 : No ACK clock 1 : ACK clock
Fig. 58 Structure of I2C clock control register Table 8 Set values of I 2 C clock control register and SCL frequency SCL frequency Setting value of (at = 4 MHz, unit : kHz) (Note 1) CCR4-CCR0 Standard clock High-speed clock CCR4 CCR3 CCR2 CCR1 CCR0 mode mode 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 Setting disabled Setting disabled Setting disabled - (Note 2) - (Note 2) 100 83.3 500/CCR value (Note 3) 17.2 16.6 16.1 Setting disabled Setting disabled Setting disabled 333 250 400 (Note 3) 166 1000/CCR value (Note 3) 34.5 33.3 32.3
*Bit 7: ACK clock bit (ACK) This bit specifies the mode of acknowledgment which is an acknowledgment response of data transfer. When this bit is set to "0," the no ACK clock mode is selected. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is selected and the master generates an ACK clock each completion of each 1-byte data transfer. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (makes SDA "H") and receives the ACK bit generated by the data receiving device.
Note: Do not write data into the I2C clock control register during transfer. If data is written during transfer, the I 2C clock generator is reset, so that data cannot be transferred normally.
...
...
...
...
0 1 1
1 1 1
1 1 1
1 1 1
Notes 1: Duty of SCL output is 50 %. The duty becomes 35 to 45 % only when the high-speed clock mode is selected and CCR value = 5 (400 kHz, at = 4 MHz). "H" duration of the clock fluctuates from -4 to +2 machine cycles in the standard clock mode, and fluctuates from -2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because "L" duration is extended instead of "H" duration reduction. These are values when SCL synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCR0. 2: Each value of SCL frequency exceeds the limit at = 4 MHz or more. When using these setting value, use of 4 MHz or less. 3: The data formula of SCL frequency is described below: /(8 CCR value) Standard clock mode /(4 CCR value) High-speed clock mode (CCR value 5) /(2 CCR value) High-speed clock mode (CCR value = 5) Do not set 0 to 2 as CCR value regardless of frequency. Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCR0.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 61 of 114
...
1 0 1
3804 Group (Spec. H)
[I2C Control Register (S1D)] 001416
The I2C control register (S1D: address 001416) controls data communication format. *Bits 0 to 2: Bit counter (BC0-BC2) These bits decide the number of bits for the next 1-byte data to be transmitted. The I2C interrupt request signal occurs immediately after the number of count specified with these bits (ACK clock is added to the number of count when ACK clock is selected by ACK clock bit (bit 7 of S2, address 001516) have been transferred, and BC0 to BC2 are returned to "0002". Also when a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits. *Bit 3: I2C interface enable bit (ES0) This bit enables to use the multi-master I2C-BUS interface. When this bit is set to "0," the use disable status is provided, so that the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled. When ES0 = "0," the following is performed. * PIN = "1," BB = "0" and AL = "0" are set (which are bits of the I2C status register, S1, at address 001316 ). * Writing data to the I2C data shift register (S0: address 001116) is disabled. *Bit 4: Data format selection bit (ALS) This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "I 2C Status Register," bit 1) is received, transfer processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized. *Bit 5: Addressing format selection bit (10BIT SAD) This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I2C slave address registers 0 to 2 are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, and all the bits of the I2C slave address registers 0 to 2 are compared with address data. *Bit 7: I2C-BUS interface pin input level selection bit (TISS) This bit selects the input level of the SCL and SDA pins of the multi-master I2C-BUS interface.
b7
TISS
10 B IT S AD
b0
ALS ES0 BC2 BC1 BC0
I2C control register (S1D : address 001416) Bit counter (Number of transmit/receive bits) b2 b1 b0 0 0 0:8 0 0 1:7 0 1 0:6 0 1 1:5 1 0 0:4 1 0 1:3 1 1 0:2 1 1 1:1 I2C-BUS interface enable bit 0 : Disabled 1 : Enabled Data format selection bit 0 : Addressing format 1 : Free data format Addressing format selection bit 0 : 7-bit addressing format 1 : 10-bit addressing format Not used (return "0" when read) I2C-BUS interface pin input level selection bit 0 : CMOS input 1 : SMBUS input
Fig. 59 Structure of I2C control register
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 62 of 114
3804 Group (Spec. H)
[I2C Status Register (S1)] 001316
The I2C status register (S1: address 001316) controls the I2C-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to. Set "00002" to the low-order 4 bits, because these bits become the reserved bits at writing. *Bit 0: Last receive bit (LRB) This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I2C data shift register (S0: address 001116). *Bit 1: General call detecting flag (AD0) When the ALS bit is "0", this bit is set to "1" when a general call whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition, or reset.
General call: The master transmits the general call address "0016" to all slaves.
*Bit 2: Slave address comparison flag (AAS) This flag indicates a comparison result of address data when the ALS bit is "0". In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions: * The address data immediately after occurrence of a START condition agrees with the slave address stored in the high-order 7 bits of the I2C slave address register. * A general call is received. In the slave receive mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition: * When the address data is compared with the I 2C slave address register (8 bits consisting of slave address and RWB bit), the first bytes agree. This bit is set to "0" by executing a write instruction to the I2C data shift register (S0: address 001116) when ES0 is set to "1" or reset. *Bit 3: Arbitration lost detecting flag (AL) In the master transmission mode, when the SDA is made "L" by any other device, arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." The arbitration lost can be detected only in the master transmission mode. When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to detect the agreement of its own slave address and address data transmitted by another master device. The AL bit is set to "0" in one of the following conditions: *Executing a write instruction to the I2C data shift register (S0: address 001116) *When the ES0 bit is "0" *At reset
Arbitration lost :The status in which communication as a master is disabled.
*Bit 4: SCL pin low hold bit (PIN) This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the PIN bit changes from "1" to "0." At the same time, an interrupt request signal occurs to the CPU. The PIN bit is set to "0" in synchronization with a falling of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is "0," the SCL is kept in the "0" state and clock generation is disabled. Figure 61 shows an interrupt request signal generating timing chart. The PIN bit is set to "1" in one of the following conditions: * Executing a write instruction to the I2C data shift register (S0: address 001116). (This is the only condition which the prohibition of the internal clock is released and data can be communicated except for the start condition detection.) * When the ES0 bit is "0" * At reset * When writing "1" to the PIN bit by software The PIN bit is set to "0" in one of the following conditions: * Immediately after completion of 1-byte data transmission (including when arbitration lost is detected) * Immediately after completion of 1-byte data reception * In the slave reception mode, with ALS = "0" and immediately after completion of slave address agreement or general call address reception * In the slave reception mode, with ALS = "1" and immediately after completion of address data reception *Bit 5: Bus busy flag (BB) This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. The BB flag is set/reset by the SCL, SDA pins input signal regardless of master/slave. This flag is set to "1" by detecting the START condition, and is set to "0" by detecting the STOP condition. The condition of these detecting is set by the START/STOP condition setting bits (SSC4-SSC0) of the I 2C START/STOP condition control register (S2D: address 001616). When the ES0 bit of the I2C control register (bit 3 of S1D, address 001416) is "0" or reset, the BB flag is set to "0." For the writing function to the BB flag, refer to the sections "START Condition Generating Method" and "STOP Condition Generating Method" described later.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 63 of 114
3804 Group (Spec. H)
*Bit 6: Communication mode specification bit (transfer direction specification bit: TRX) This bit decides a direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output onto the SDA in synchronization with the clock generated on the SCL. This bit is set/reset by software and hardware. About set/reset by hardware is described below. This bit is set to "1" by hardware when all the following conditions are satisfied: * When ALS is "0" * In the slave reception mode or the slave transmission mode * When the R/W bit reception is "1" This bit is set to "0" in one of the following conditions: * When arbitration lost is detected. * When a STOP condition is detected. * When writing "1" to this bit by software is invalid by the START condition duplication preventing function (Note). * With MST = "0" and when a START condition is detected. * With MST = "0" and when ACK non-return is detected. * At reset *Bit 7: Communication mode specification bit (master/slave specification bit: MST) This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated. Additionally, the clocks required for data communication are generated on the SCL. This bit is set to "0" in one of the following conditions. * Immediately after completion of the byte which has lost arbitration when arbitration lost is detected * When a STOP condition is detected. * Writing "1" to this bit by software is invalid by the START condition duplication preventing function (Note). * At reset
Note: START condition duplication preventing function The MST, TRX, and BB bits is set to "1" at the same time after confirming that the BB flag is "0" in the procedure of a START condition occurrence. However, when a START condition by another master device occurs and the BB flag is set to "1" immediately after the contents of the BB flag is confirmed, the START condition duplication preventing function makes the writing to the MST and TRX bits invalid. The duplication preventing function becomes valid from the rising of the BB flag to reception completion of slave address.
b7
b0 I2C status register (S1 : address 001316) Last receive bit (Note) 0 : Last bit = "0" 1 : Last bit = "1" General call detecting flag (Note) 0 : No general call detected 1 : General call detected Slave address comparison flag (Note) 0 : Address disagreement 1 : Address agreement Arbitration lost detecting flag (Note) 0 : Not detected 1 : Detected SCL pin low hold bit 0 : SCL pin low hold 1 : SCL pin low release Bus busy flag 0 : Bus free 1 : Bus busy Communication mode specification bits 00 : Slave receive mode 01 : Slave transmit mode 10 : Master receive mode 11 : Master transmit mode
MST TRX BB PIN AL AAS AD0 LRB
Note: These bits and flags can be read out, but cannot be written. Write "0" to these bits at writing.
Fig. 60 Structure of I2C status register
SCL PIN
I2CIRQ
Fig. 61 Interrupt request signal generating timing
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 64 of 114
3804 Group (Spec. H)
START Condition Generating Method
When writing "1" to the MST, TRX, and BB bits of the I2C status register (S1: address 001316) at the same time after writing the slave address to the I2C data shift register (S0: address 001116) with the condition in which the ES0 bit of the I2C control register (S1D: address 001416) is "1" and the BB flag is "0", a START condition occurs. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 62, the START condition generating timing diagram, and Table 9, the START condition generating timing table.
STOP Condition Generating Method
When the ES0 bit of the I 2 C control register (S1D: address 001416) is "1," write "1" to the MST and TRX bits, and write "0" to the BB bit of the I2C status register (S1: address 001316) simultaneously. Then a STOP condition occurs. The STOP condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 63, the STOP condition generating timing diagram, and Table 10, the STOP condition generating timing table.
I2C status register write signal SCL Setup time Hold time
I2C
status register write signal Setup time Hold time
SDA
SCL SDA
Fig. 63 STOP condition generating timing diagram Table 10 STOP condition generating timing table High-speed clock mode Standard clock mode Item 3.0 s (12 cycles) 5.0 s (20 cycles) Setup time 2.5 s (10 cycles) 4.5 s (18 cycles) Hold time
Note: Absolute time at = 4 MHz. The value in parentheses denotes the number of cycles.
Fig. 62 START condition generating timing diagram
Table 9 START condition generating timing table Standard clock mode High-speed clock mode Item 2.5 s (10 cycles) 5.0 s (20 cycles) Setup time 2.5 s (10 cycles) 5.0 s (20 cycles) Hold time
Note: Absolute time at = 4 MHz. The value in parentheses denotes the number of cycles.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 65 of 114
3804 Group (Spec. H)
START/STOP Condition Detecting Operation
The START/STOP condition detection operations are shown in Figures 64, 65, and Table 11. The START/STOP condition is set by the START/STOP condition set bit. The START/STOP condition can be detected only when the input signal of the SCL and SDA pins satisfy three conditions: SCL release time, setup time, and hold time (see Table 11). The BB flag is set to "1" by detecting the START condition and is reset to "0" by detecting the STOP condition. The BB flag set/reset timing is different in the standard clock mode and the high-speed clock mode. Refer to Table 11, the BB flag set/ reset time.
Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal "I2CIRQ" occurs to the CPU.
SCL release time SCL SDA BB flag Setup time Hold time
BB flag set time
Fig. 64 START/STOP condition detecting timing diagram
SCL release time SCL SDA BB flag Setup time Hold time
BB flag reset time
Table 11 START condition/STOP condition detecting conditions Standard clock mode High-speed clock mode SCL release time Setup time Hold time BB flag set/ reset time SSC value + 1 cycle (6.25 s) 4 cycles (1.0 s) SSC value + 1 cycle < 4.0 s (3.125 s) 2 cycles (0.5 s) 2 SSC value + 1 cycle < 4.0 s (3.125 s) 2 cycles (0.5 s) 2 SSC value -1 + 2 cycles (3.375 s) 3.5 cycles (0.875 s) 2
Fig. 65 STOP condition detecting timing diagram
Note: Unit : Cycle number of internal clock SSC value is the decimal notation value of the START/STOP condition set bits SSC4 to SSC0. Do not set "0" or an odd number to SSC value. The value in parentheses is an example when the I2C START/ STOP condition control register is set to "1816" at = 4 MHz.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 66 of 114
3804 Group (Spec. H)
[I2C START/STOP Condition Control Register (S2D)] 001616
The I2C START/STOP condition control register (S2D: address 001616) controls START/STOP condition detection. *Bits 0 to 4: START/STOP condition set bits (SSC4-SSC0) SCL release time, setup time, and hold time change the detection condition by value of the main clock divide ratio selection bit and the oscillation frequency f(XIN) because these time are measured by the internal system clock. Accordingly, set the proper value to the START/STOP condition set bits (SSC4 to SSC0) in considered of the system clock frequency. Refer to Table 11. Do not set "000002" or an odd number to the START/STOP condition set bits (SSC4 to SSC0). Refer to Table 12, the recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency. *Bit 5: SCL/SDA interrupt pin polarity selection bit (SIP) An interrupt can occur when detecting the falling or rising edge of the SCL or SDA pin. This bit selects the polarity of the SCL or SDA pin interrupt pin.
*Bit 6: SCL/SDA interrupt pin selection bit (SIS) This bit selects the pin of which interrupt becomes valid between the SCL pin and the SDA pin.
Note: When changing the setting of the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the I 2C-BUS interface enable bit ES0, the SCL/SDA interrupt request bit may be set. When selecting the SCL/SDA interrupt source, disable the interrupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/ SDA interrupt pin selection bit, or the I 2C-BUS interface enable bit ES0 is set. Reset the request bit to "0" after setting these bits, and enable the interrupt.
b7
b0
SIS SIP SSC4 SSC3 SSC2 SSC1 SSC0
I2C START/STOP condition control register (S2D : address 001616) START/STOP condition set bits SCL/SDA interrupt pin polarity selection bit 0 : Falling edge active 1 : Rising edge active SCL/SDA interrupt pin selection bit 0 : SDA valid 1 : SCL valid Not used (Fix this bit to "0".)
Fig. 66 Structure of I2C START/STOP condition control register Table 12 Recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency Oscillation frequency f(XIN) (MHz) 8 8 4 2 Main clock divide ratio 2 8 2 2 Internal clock (MHz) 4 1 2 1 START/STOP condition control register XXX11010 XXX11000 XXX00100 XXX01100 XXX01010 XXX00100 SCL release time (s) 6.75 s (27 cycles) 6.25 s (25 cycles) 5.0 s (5 cycles) 6.5 s (13 cycles) 5.5 s (11 cycles) 5.0 s (5 cycles) Setup time (s) 3.5 s (14 cycles) 3.25 s (13 cycles) 3.0 s (3 cycles) 3.5 s (7 cycles) 3.0 s (6 cycles) 3.0 s (3 cycles) Hold time (s) 3.25 s (13 cycles) 3.0 s (12 cycles) 2.0 s (2 cycles) 3.0 s (6 cycles) 2.5 s (5 cycles) 2.0 s (2 cycles)
Note: Do not set an odd number to the START/STOP condition set bits (SSC4 to SSC0) and "000002".
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 67 of 114
3804 Group (Spec. H)
[I 2 C Special Mode Status Register (S3)] 001216
The I2C special mode status register (S3: address 001216) consists of the flags indicating I2C operating state in the I2C special mode, which is set by the I2C special mode control register (S3D: address 001716). The stop condition flag is valid in all operating modes. *Bit 0: Slave address 0 comparison flag (AAS0) Bit 1: Slave address 1 comparison flag (AAS1) Bit 2: Slave address 2 comparison flag (AAS2) These flags indicate a comparison result of address data. These flags are valid only when the slave address control bit (MSLAD) is "1". In the 7-bit addressing format of the slave reception mode, the respective slave address i (i = 0, 1, 2) comparison flags corresponding to the I2C slave address registers 0 to 2 are set to "1" when an address data immediately after an occurrence of a START condition agrees with the high-order 7-bit slave address stored in the I2C slave address registers 0 to 2 (addresses 0FF716 to 0FF916). In the 10-bit addressing format of the slave mode, the respective slave address i (i = 0, 1, 2) comparison flags corresponding to the I2C slave address registers are set to "1" when an address data is compared with the 8 bits consisting of the slave address stored in the I2C slave address registers 0 to 2 and the RWB bit, and the first byte agrees. These flags are initialized to "0" at reset, when the slave address control bit (MSLAD) is "0", or when writing data to the I2C data shift register (S0: address 001116).
*Bit 5: SCL pin low hold 2 flag (PIN2) When the ACK interrupt control bit (ACKICON) and the ACK clock bit (ACK) are "1", this flag is set to "0" in synchronization with the falling of the data's last SCL clock, just before the ACK clock. The SCL pin is simultaneously held low, and the I2C interrupt request occurs. This flag is initialized to "1" at reset, when the ACK interrupt control bit (ACKICON) is "0", or when writing "1" to the SCL pin low hold 2 flag set bit (PIN2IN). The SCL pin is held low when either the SCL pin low hold bit (PIN) or the SCL pin low hold 2 flag (PIN2) becomes "0". The low hold state of the SCL pin is released when both the SCL pin low hold bit (PIN) and the SCL pin low hold 2 flag (PIN2) are "1". *Bit 7: Stop condition flag (SPCF) This flag is set to "1" when a STOP condition occurs. This flag is initialized to "0" at reset, when the I2C-BUS interface enable bit (ES0) is "0", or when writing "1" to the STOP condition flag clear bit (SPFCL).
b7
SP CF PIN2
b0
AAS2 AAS1 AA S0
I2C special mode status register (S3 : address 001216) Slave address 0 comparison flag 0 : Address disagreement 1 : Address agreement Slave address 1 comparison flag 0 : Address disagreement 1 : Address agreement Slave address 2 comparison flag 0 : Address disagreement 1 : Address agreement Not used (return "0" when read) Not used (return "0" when read) SCL pin low hold 2 flag 0 : SCL pin low hold 1 : SCL pin low release (Note) Not used (return "0" when read) STOP condition flag 0 : No detection 1 : Detection
Note: In order that the low hold state of the SCL pin may release, it is necessary that the SCL pin low hold 2 flag and the SCL pin low hold bit (PIN) are "1" simultaneously.
Fig. 67 Structure of I2C special mode status register
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 68 of 114
3804 Group (Spec. H)
[I 2C Special Mode Control Register (S3D)] 001716
The I2C special mode control register (S3D: address 001716) controls special functions such as occurrence timing of reception interrupt request and extending slave address comparison to 3 bytes. *Bit 1: ACK interrupt control bit (ACKICON) This bit controls the timing of I2C interrupt request occurrence at completion of data receiving due to master reception or slave reception. When this bit is "0", the SCL pin low hold bit (PIN) is set to "0" in synchronization with the falling of the last SCL clock, including the ACK clock. The SCL pin is simultaneously held low, and the I2C interrupt request occurs. When this bit is "1" and the ACK clock bit (ACK) is "1", the SCL pin low hold 2 flag (PIN2) is set to "0" in synchronization with the falling of the data's last SCL clock, just before the ACK clock. The SCL pin is simultaneously held low, and the I2C interrupt request occurs again. The ACK bit can be changed after the contents of data are confirmed by using this function.
*Bit 2: I2C slave address control bit (MSLAD) This bit controls a slave address. When this bit is "0", only the I2C slave address register 0 (address 0FF716) becomes valid as a slave address and a read/write bit. When this bit is "1", all of the I2C slave address registers 0 to 2 (addresses 0FF716 to 0FF916) become valid as a slave address and a read/write bit. In this case, when an address data agrees with any one of the I2C slave address registers 0 to 2, the slave address comparison flag (AAS) is set to "1" and the I2C slave address comparison flag corresponding to the agreed I 2 C slave address registers 0 to 2 is also set to "1". *Bit 5: SCL pin low hold 2 flag set bit (PIN2IN) Writing "1" to this bit initializes the SCL pin low hold 2 flag (PIN2) to "1". When writing "0", nothing is generated. *Bit 6: SCL pin low hold set bit (PIN2HD) When the SCL pin low hold bit (PIN) becomes "0", the SCL pin is held low. However, the SCL pin low hold bit (PIN) cannot be set to "0" by software. The SCL pin low hold set bit (PIN2HD) is used to , hold the SCL pin in the low state by software. When writing "1" to this bit, the SCL pin low hold 2 flag (PIN2) becomes "0", and the SCL pin is held low. When writing "0", nothing occurs. *Bit 7: STOP condition flag clear bit (SPFCL) Writing "1" to this bit initializes the STOP condition flag (SPCF) to "0". When writing "0", nothing is generated.
b7
SPFCL
b0
PIN2- PIN2IN HD
MSLAD
ACKI CON
I2C special mode control register (S3D : address 001716) Not used (Fix this bit to "0".)
ACK interrupt control bit 0 : At communication completion 1 : At falling of ACK clock and communication completion Slave address control bit 0 : One-byte slave address compare mode 1 : Three-byte slave address compare mode Not used (return "0" when read) Not used (Fix this bit to "0".) SCL pin low hold 2 flag set bit (Notes 1, 2) Writing "1" to this bit initializes the SCL pin low hold 2 flag to "1". SCL pin low hold set bit (Notes 1, 2) When writing "1" to this bit, the SCL pin low hold 2 flag becomes "0" and the SCL pin is held low. STOP condition flag clear bit (Note 2) Writing "1" to this bit initializes the STOP condition flag to "0". Notes 1: Do not write "1" to these bits simultaneously. 2: return "0" when read
Fig. 68 Structure of I2C special mode control register
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 69 of 114
3804 Group (Spec. H)
Address Data Communication
There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats are described below. 7-bit addressing format To adapt the 7-bit addressing format, set the 10BIT SAD bit of the I2C control register (S1D: address 001416) to "0". The first 7bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the I2C slave address register. At the time of this comparison, address comparison of the RWB bit of the I2C slave address register is not performed. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 69, (1) and (2). 10-bit addressing format To adapt the 10-bit addressing format, set the 10BIT SAD bit of the I2C control register (S1D: address 001416) to "1." An address comparison is performed between the first-byte address data transmitted from the master and the 8-bit slave address stored in the I2C slave address register. At the time of this com-
parison, an address comparison between the RWB bit of the I2C slave address register and the R/W bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the RWB bit which is the last bit of the address data not only specifies the direction of communication for control data, but also is processed as an address data bit. When the first-byte address data agree with the slave address, the AAS bit of the I2C status register (S1: address 001316) is set to "1." After the second-byte address data is stored into the I2C data shift register (S0: address 001116), perform an address comparison between the second-byte data and the slave address by software. When the address data of the 2 bytes agree with the slave address, set the RWB bit of the I2C slave address register to "1" by software. This processing can make the 7-bit slave address and R/W data agree, which are received after a RESTART condition is detected, with the value of the I2C slave address register. For the data transmission format when the 10-bit addressing format is selected, refer to Figure 69, (3) and (4).
(1) A master-transmitter transmits data to a slave-receiver S Slave address R/W 7 bits "0" A Data 1 to 8 bits A Data 1 to 8 bits A/A P
(2) A master-receiver receives data from a slave-transmitter S Slave address R/W 7 bits "1" A Data 1 to 8 bits A Data 1 to 8 bits A P
(3) A master-transmitter transmits data to a slave-receiver with a 10-bit address S Slave address R/W 1st 7 bits 7 bits "0" A Slave address 2nd bytes 8 bits A Data 1 to 8 bits A Data 1 to 8 bits A/A P
(4) A master-receiver receives data from a slave-transmitter with a 10-bit address S Slave address R/W 1st 7 bits 7 bits "0" A Slave address 2nd bytes 8 bits A Sr Slave address R/W 1st 7 bits 7 bits "1" A Data 1 to 8 bits A Data 1 to 8 bits A P
S : START condition A : ACK bit Sr : Restart condition
P : STOP condition R/W : Read/Write bit
: Master to slave : Slave to master
Fig. 69 Address data communication format
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 70 of 114
3804 Group (Spec. H)
Example of Master Transmission
An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below. Set a slave address in the high-order 7 bits of the I2C slave address register and "0" into the RWB bit. Set the ACK return mode and SCL = 100 kHz by setting "8516" in the I2C clock control register (S2: address 001516). Set "0016" in the I2 C status register (S1: address 001316) so that transmission/reception mode can become initializing condition. Set a communication enable status by setting "0816" in the I2C control register (S1D: address 001416). Confirm the bus free condition by the BB flag of the I2C status register (S1: address 001316). Set the address data of the destination of transmission in the high-order 7 bits of the I 2 C data shift register (S0: address 001116) and set "0" in the least significant bit. Set "F016" in the I2 C status register (S1: address 001316) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occur. Set transmit data in the I 2C data shift register (S0: address 001116). At this time, an SCL and an ACK clock automatically occur. When transmitting control data of more than 1 byte, repeat step . Set "D016" in the I2C status register (S1: address 001316) to generate a STOP condition if ACK is not returned from slave reception side or transmission ends.
Example of Slave Reception
An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode and using the addressing format is shown below. Set a slave address in the high-order 7 bits of the I2C slave address register and "0" in the RWB bit. Set the no ACK clock mode and SCL = 400 kHz by setting "2516" in the I2C clock control register (S2: address 001516). Set "0016" in the I2C status register (S1: address 001316) so that transmission/reception mode can become initializing condition. Set a communication enable status by setting "0816" in the I2C control register (S1D: address 001416). When a START condition is received, an address comparison is performed. *When all transmitted addresses are "0" (general call): AD0 of the I2C status register (S1: address 001316) is set to "1" and an interrupt request signal occurs. * When the transmitted addresses agree with the address set in : AAS of the I2C status register (S1: address 001316) is set to "1" and an interrupt request signal occurs. * In the cases other than the above AD0 and AAS of the I2C status register (S1: address 001316) are set to "0" and no interrupt request signal occurs. Set dummy data in the I 2 C data shift register (S0: address 001116). When receiving control data of more than 1 byte, repeat step . When a STOP condition is detected, the communication ends.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 71 of 114
3804 Group (Spec. H)
sPrecautions when using multi-master I2CBUS interface
(1) Read-modify-write instruction The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master I2C-BUS interface are described below. * I2C data shift register (S0: address 001116) When executing the read-modify-write instruction for this register during transfer, data may become a value not intended. * I2C slave address registers 0 to 2 (S0D0 to S0D2: addresses 0FF716 to0FF916) When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because H/W changes the read/write bit (RWB) at the above timing. * I2C status register (S1: address 001316) Do not execute the read-modify-write instruction for this register because all bits of this register are changed by H/W. * I2C control register (S1D: address 001416) When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because H/W changes the bit counter (BC0-BC2) at the above timing. * I2C clock control register (S2: address 001516) The read-modify-write instruction can be executed for this register. * I 2 C START/STOP condition control register (S2D: address 001616) The read-modify-write instruction can be executed for this register. (2) START condition generating procedure using multi-master 1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 5. : : LDA -- SEI BBS 5, S1, BUSBUSY BUSFREE: STA S0 LDM #$F0, S1 CLI : : BUSBUSY: CLI : : (Taking out of slave address value) (Interrupt disabled) (BB flag confirming and branch process) (Writing of slave address value) (Trigger of START condition generating) (Interrupt enabled)
5. Disable interrupts during the following three process steps: * BB flag confirming * Writing of slave address value * Trigger of START condition generating When the condition of the BB flag is bus busy, enable interrupts immediately. (3) RESTART condition generating procedure 1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 4.) Execute the following procedure when the PIN bit is "0." : : LDM #$00, S1 LDA -- SEI STA S0 LDM #$F0, S1 CLI : : (Select slave receive mode) (Taking out of slave address value) (Interrupt disabled) (Writing of slave address value) (Trigger of RESTART condition generating) (Interrupt enabled)
2. Select the slave receive mode when the PIN bit is "0." Do not write "1" to the PIN bit. Neither "0" nor "1" is specified for the writing to the BB bit. The TRX bit becomes "0" and the SDA pin is released. 3. The SCL pin is released by writing the slave address value to the I2C data shift register. 4. Disable interrupts during the following two process steps: * Writing of slave address value * Trigger of RESTART condition generating (4) Writing to I2C status register Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1." It is because it may become the same as above. (5) Process of after STOP condition generating Do not write data in the I2C data shift register S0 and the I2C status register S1 until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers does not have the problem.
(Interrupt enabled)
2. Use "Branch on Bit Set" of "BBS 5, S1, -" for the BB flag confirming and branch process. 3. Use "STA $12, STX $12" or "STY $12" of the zero page addressing instruction for writing the slave address value to the I2C data shift register. 4. Execute the branch instruction of above 2 and the store instruction of above 3 continuously shown the above procedure example.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 72 of 114
3804 Group (Spec. H)
RESET CIRCUIT
To reset the microcomputer, RESET pin should be held at an "L" level for 16 cycles or more of XIN. Then the RESET pin is returned to an "H" level (the power source voltage should be between 2.7 V to 5.5 V, and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Input to the RESET pin in the following procedure. qWhen power source is stabilized (1) Input "L" level to RESET pin. (2) Input "L" level for 16 cycles or more to XIN pin. (3) Input "H" level to RESET pin. qAt power-on (1) Input "L" level to RESET pin. (2) Increase the power source voltage to 2.7 V. (3) Wait for td(P-R) until internal power source has stabilized. (4) Input "L" level for 16 cycles or more to XIN pin. (5) Input "H" level to RESET pin.
VCC RESET VCC
0V
2.7 V
RESET
0V
0.2VCC or less td(P-R)+XIN 16 cycles or more
5V
RESET
VCC
Power source voltage detection circuit
VCC
0V 5V
2.7 V
RESET
0V
td(P-R)+XIN 16 cycles or more
Example at VCC = 5V
Fig. 70 Reset circuit example
XIN
RESET Internal reset
Address
?
?
?
?
FFFC
FFFD
ADH,L
Reset address from the vector table.
Data
?
?
?
?
ADL
ADH
SYNC
XIN: 10.5 to 18.5 clock cycles Notes 1: The frequency relation of f(XIN) and f() is f(XIN)=8 * f(). 2: The question marks (?) indicate an undefined state that depends on the previous state.
Fig. 71 Reset sequence
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 73 of 114
3804 Group (Spec. H)
Address Register contents (1) (2) (3) (4) (5) (6) (7) (8) (9) Port P0 (P0) Port P0 direction register (P0D) Port P1 (P1) Port P1 direction register (P1D) Port P2 (P2) Port P2 direction register (P2D) Port P3 (P3) Port P3 direction register (P3D) Port P4 (P4) 000016 000116 000216 000316 000416 000516 000616 000716 000816 000916 000A16 000B16 000C16 000D16 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 (41) Timer Z (low-order) (TZL) (42) Timer Z (high-order) (TZH) (43) Timer Z mode register (TZM) (44) PWM control register (PWMCON) (45) PWM prescaler (PREPWM) (46) PWM register (PWM) (47) Baud rate generator 3 (BRG3) (48) Transmit/Receive buffer register 3 (TB3/RB3) (49) Serial I/O3 status register (SIO3STS) (50) Serial I/O3 control register (SIO3CON) (51) UART3 control register (UART3CON) (52) AD/DA control register (ADCON) (53) AD conversion register 1 (AD1) (54) DA1 conversion register (DA1) (55) DA2 conversion register (DA2) (56) AD conversion register 2 (AD2) (57) Interrupt source selection register (INTSEL) (58) Interrupt edge selection register (INTEDGE) (59) CPU mode register (CPUM) (60) Interrupt request register 1 (IREQ1) (61) Interrupt request register 2 (IREQ2) (62) Interrupt control register 1 (ICON1) (63) Interrupt control register 2 (ICON2) (64) Flash memory control register 0 (FMCR0) (65) Flash memory control register 1 (FMCR1) (66) Flash memory control register 2 (FMCR2) (67) Port P0 pull-up control register (PULL0) (68) Port P1 pull-up control register (PULL1) (69) Port P2 pull-up control register (PULL2) (70) Port P3 pull-up control register (PULL3) (71) Port P4 pull-up control register (PULL4) (72) Port P5 pull-up control register (PULL5) (73) Port P6 pull-up control register (PULL6) (74) I2C (75) I2C (76) I2C slave address register 0 (S0D0) slave address register 1 (S0D1) slave address register 2 (S0D3)
Address Register contents 002816 002916 002A16 002B16 FF16 FF16 0016 0016
002C16 X X X X X X X X 002D16 X X X X X X X X 002F16 X X X X X X X X 003016 X X X X X X X X 003116 1 0 0 0 0 0 0 0 003216 0016
(10) Port P4 direction register (P4D) (11) Port P5 (P5) (12) Port P5 direction register (P5D) (13) Port P6 (P6) (14) Port P6 direction register (P6D) (15) (16)
Timer 12, X count source selection register (T12XCSS) Timer Y, Z count source selection register (TYZCSS)
003316 1 1 1 0 0 0 0 0 003416 0 0 0 0 1 0 0 0 003516 X X X X X X X X 003616 003716 0016 0016
000E16 0 0 1 1 0 0 1 1 000F16 0 0 1 1 0 0 1 1 001016 0016
003816 0 0 0 0 0 0 X X 003916 003A16 0016 0016
(17) MISRG (18) I2C data shift register (S0) (19) I2C special mode status register (S3) (20) I2C status register (S1) (21) I2C control register (S1D) (22) I2C clock control register (S2)
001116 X X X X X X X X 001216 0 0 1 0 0 0 0 0 001316 0 0 0 1 0 0 0 X 001416 001516 0016 0016
003B16 0 1 0 0 1 0 0 0 003C16 003D16 003E16 003F16 0FE016 0FE116 0FE216 0FF016 0FF116 0FF216 0FF316 0FF416 0FF516 0FF616 0FF716 0FF816 0FF916 (PS) (PCH) (PCL) 0016 0016 0016 0016 0116 4016 4516 0016 0016 0016 0016 0016 0016 0016 0016 0016 0016 X XXXX1 XX
FFFD16 contents FFFC16 contents
(23) I2C START/STOP condition control register (S2D)001616 0 0 0 1 1 0 1 0 (24) I2C special mode control register (S3D) (25) Transmit/Receive buffer register 1 (TB1/RB1) (26) Serial I/O1 status register (SIO1STS) (27) Serial I/O1 control register (SIO1CON) (28) UART1 control register (UART1CON) (29) Baud rate generator 1 (BRG1) (30) Serial I/O2 control register (SIO2CON) (31) Watchdog timer control register (WDTCON) (32) Serial I/O2 register (SIO2) (33) Prescaler 12 (PRE12) (34) Timer 1 (T1) (35) Timer 2 (T2) (36) Timer XY mode register (TM) (37) Prescaler X (PREX) (38) Timer X (TX) (39) Prescaler Y (PREY) (40) Timer Y (TY) 001716 0016
001816 X X X X X X X X 001916 1 0 0 0 0 0 0 0 001A16 0016
001B16 1 1 1 0 0 0 0 0 001C16 X X X X X X X X 001D16 0016
001E16 0 0 1 1 1 1 1 1 001F16 X X X X X X X X 002016 002116 002216 002316 002416 002516 002616 002716 FF16 0116 FF16 0016 FF16 FF16 FF16 FF16
(77) Processor status register Program counter
Note : X : Not fixed Since the initial values for other than above mentioned registers and RAM contents are indefinite at reset, they must be set.
Fig. 72 Internal status at reset
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 74 of 114
3804 Group (Spec. H)
CLOCK GENERATING CIRCUIT
The 3804 group (Spec. H) has two built-in oscillation circuits: main clock XIN-XOUT oscillation circuit and sub clock XCIN-XCOUT oscillation circuit. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip.(An external feed-back resistor may be needed depending on conditions.) However, an external feed-back resistor is needed between XCIN and XCOUT. Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.
Oscillation Control (1) Stop mode
If the STP instruction is executed, the internal clock stops at an "H" level, and XIN and XCIN oscillators stop. When the oscillation stabilizing time set after STP instruction released bit is "0," the prescaler 12 is set to "FF16" and timer 1 is set to "0116." When the oscillation stabilizing time set after STP instruction released bit is "1," set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1. After STP instruction is released, the input of the prescaler 12 is connected to count source which had set at executing the STP instruction, and the output of the prescaler 12 is connected to timer 1. Set the timer 1 interrupt enable bit to disabled ("0") before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal clock is not supplied to the CPU (remains at "H") until timer 1 underflows. The internal clock is supplied for the first time, when timer 1 underflows. Therefore make sure not to set the timer 1 interrupt request bit to "1" before the STP instruction stops the oscillator. When the oscillator is restarted by reset, apply "L" level to the RESET pin until the oscillation is stable since a wait time will not be generated. The internal power supply circuit is changed to low power consumption mode for consumption current reduction at the time of STP instruction execution. Although an internal power supply circuit is usually changed to the normal operation mode at the time of the return from an STP instruction, since a certain time is required to start the power supply to the flash memory and operation of flash memory to be enabled, set wait time 100 s or more by the oscillation stabilization time set function after release of the STP instruction which used the timer 1.
Frequency Control (1) Middle-speed mode
The internal clock is the frequency of XIN divided by 8. After reset is released, this mode is selected.
(2) High-speed mode
The internal clock is half the frequency of XIN.
(3) Low-speed mode
The internal clock is half the frequency of XCIN.
(4) Low power dissipation mode
The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to "1." When the main clock XIN is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.
(2) Wait mode
If the WIT instruction is executed, the internal clock stops at an "H" level, but the oscillator does not stop. The internal clock restarts when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted. sNote *If you switch the mode between middle/high-speed and lowspeed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that f(XIN) > 3f(XCIN). *When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 75 of 114
3804 Group (Spec. H)
XCIN Rf
XCOUT Rd CCOUT
XIN
XOUT
Rd (Note)
CCIN
CIN
COUT
Notes : Insert a damping resistor if required. The resistance will vary depending on the oscillator and the oscillation drive capacity setting. Use the value recommended by the maker of the oscillator. Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip though a feedback resistor exists on-chip, insert a feedback resistor between XIN and XOUT following the instruction. Fig. 73 Ceramic resonator circuit
XCIN
XCOUT Open
XIN
XOUT Open
External oscillation circuit VCC VSS
External oscillation circuit VCC VSS
Fig. 74 External clock input circuit
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 76 of 114
3804 Group (Spec. H)
XCIN
XCOUT
"1"
"0"
Port XC switch bit
XIN
(Note 4)
XOUT
Main clock division ratio selection bits (Note 1) Low-speed mode
Divider Prescaler 12
(Note 3)
1/2
High-speed or middle-speed mode
1/4
Timer 1
Reset or STP instruction (Note 2)
Main clock division ratio selection bits (Note 1) Middle-speed mode High-speed or low-speed mode Main clock stop bit
Timing (internal clock)
Q
S R
STP instruction WIT instruction
SQ R
QS R
STP instruction
Reset
Reset Interrupt disable flag l Interrupt request
Notes 1: Either high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register. When low-speed mode is selected, set port Xc switch bit (b4) to "1". 2: f(XIN)/16 is supplied as the count source to the prescaler 12 at reset. The count source before executing the STP instruction is supplied as the count source at executing STP instruction. 3: When bit 0 of MISRG is "0", timer 1 is set "0116" and prescaler 12 is set "FF16" automatically. When bit 0 of MISRG is "1", set the appropriate value to them in accordance with oscillation stablizing time required by the using oscillator because nothing is automatically set into timer 1 and prescaler 12. 4: Although a feed-back resistor exists on-chip, an external feed-back resistor may be needed depending on conditions.
Fig. 75 System clock generating circuit block diagram
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 77 of 114
3804 Group (Spec. H)
Reset
Middle-speed mode (f()=1 MHz) CM7=0 CM6=1 CM5=0(8 MHz oscillating) CM4=0(32 kHz stopped)
CM6 "1""0"
High-speed mode (f()=4 MHz) CM7=0 CM6=0 CM5=0(8 MHz oscillating) CM4=0(32 kHz stopped)
CM " 0" "1 M6 " C " "1
4
" "0
C "0 M4 CM " "1 6 " 1" " "0 "
CM4 "1""0"
Middle-speed mode (f()=1 MHz) CM7=0 CM6=1 CM5=0(8 MHz oscillating) CM4=1(32 kHz oscillating)
CM6 "1""0"
High-speed mode (f()=4 MHz) CM7=0 CM6=0 CM5=0(8 MHz oscillating) CM4=1(32 kHz oscillating)
CM7=1 CM6=0 CM5=0(8 MHz oscillating) CM4=1(32 kHz oscillating)
CM7 "1""0"
Low-speed mode (f()=16 kHz)
C "0 M7 CM " "1 6 "1 " " "0 "
CM4 "1""0"
b7
b4 CPU mode register (CPUM : address 003B16)
CM4 : Port Xc switch bit 0 : I/O port function (stop oscillating) 1 : XCIN-XCOUT oscillating function CM5 : Main clock (XIN- XOUT) stop bit 0 : Operating 1 : Stopped CM7, CM6: Main clock division ratio selection bit b7 b6 0 0 : = f(XIN)/2 ( High-speed mode) 0 1 : = f(XIN)/8 (Middle-speed mode) 1 0 : = f(XCIN)/2 (Low-speed mode) 1 1 : Not available
CM7=1 CM6=0 CM5=1(8 MHz stopped) CM4=1(32 kHz oscillating)
Notes 1 : Switch the mode by the allows shown between the mode blocks. (Do not switch between the modes directly without an allow.) 2 : The all modes can be switched to the stop mode or the wait mode and return to the source mode when the stop mode or the wait mode is ended. 3 : Timer operates in the wait mode. 4 : When the stop mode is ended, a delay of approximately 1 ms occurs by connecting prescaler 12 and Timer 1 in middle/high-speed mode. 5 : When the stop mode is ended, a delay of approximately 0.25 s occurs by Timer 1 and Timer 2 in low-speed mode. 6 : Wait until oscillation stabilizes after oscillating the main clock XIN before the switching from the low-speed mode to middle/high-speed mode. 7 : The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. indicates the internal clock.
Fig. 76 State transitions of system clock
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 78 of 114
CM5 "1""0"
Low-speed mode (f()=16 kHz)
3804 Group (Spec. H)
FLASH MEMORY MODE
The 3804 group (spec. H) has the flash memory that can be rewritten with a single power source. For this flash memory, three flash memory modes are available in which to read, program, and erase: the parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and the CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU). This flash memory has some blocks on it as shown in Figure 77 and each block can be erased. In addition to the ordinary User ROM area to store the MCU operation control program, the flash memory has a Boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This Boot ROM area can be rewritten in only parallel I/O mode.
q Summary
Table 13 lists the summary of the 3804 Group (spec. H).
Table 13 Summary of 3804 group (spec. H) Item Power source voltage (Vcc) Program/Erase VPP voltage (VPP) Flash memory mode Erase block division User ROM area/Data ROM area Boot ROM area (Note) Program method Erase method Program/Erase control method Number of commands Number of program/Erase times ROM code protection Specifications VCC = 2.7 to 5.5 V VCC = 2.7 to 5.5 V 3 modes; Parallel I/O mode, Standard serial I/O mode, CPU rewrite mode Refer to Fig. 77. Not divided (4K bytes) In units of bytes Block erase Program/Erase control by software command 5 commands 100 Available in parallel I/O mode and standard serial I/O mode
Note: The Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. This Boot ROM area can be erased and written in only parallel I/O mode.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 79 of 114
3804 Group (Spec. H)
q Boot Mode
The control program for CPU rewrite mode must be written into the User ROM or Boot ROM area in parallel I/O mode beforehand. (If the control program is written into the Boot ROM area, the standard serial I/O mode becomes unusable.) See Figure 77 for details about the Boot ROM area. Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVSS pin low. In this case, the CPU starts operating using the control program in the User ROM area. When the microcomputer is reset and the CNVSS pin high after pulling the P45/TxD1 pin and CNVss pin high, the CPU starts operating (start address of program is stored into addresses FFFC16 and FFFD16) using the control program in the Boot ROM area. This mode is called the "Boot mode". Also, User ROM area can be rewritten using the control program in the Boot ROM area.
q CPU Rewrite Mode
In CPU rewrite mode, the internal flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU). In CPU rewrite mode, only the User ROM area shown in Figure 77 can be rewritten; the Boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the User ROM area and each block area. The control program for CPU rewrite mode can be stored in either User ROM or Boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to internal RAM area before it can be executed.
q Block Address
Block addresses refer to the maximum address of each block. These addresses are used in the block erase command.
000016 SFR area 004016 RAM 083F16 Internal RAM area (2K bytes) 100016 180016 200016
User ROM area Data block B: 2K bytes Data block A: 2K bytes
Block 3: 24K bytes Notes 1: The boot ROM area can be rewritten in a parallel I/O mode. (Access to except boot ROM area is disablrd.) 2: To specify a block, use the maximum address in the block.
0FE016 0FFF16 100016 SFR area
800016
Block 2: 16K bytes C00016 Block 1: 8 K bytes
Internal flash memory area (60K bytes)
E00016 Block 0: 8 K bytes
F00016 Boot ROM area 4K bytes FFFF16
FFFF16
FFFF16
Fig. 77 Block diagram of built-in flash memory
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 80 of 114
3804 Group (Spec. H)
qOutline Performance
CPU rewrite mode is usable in the single-chip or Boot mode. The only User ROM area can be rewritten. In CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. This rewrite control program must be transferred to internal RAM area before it can be executed. The MCU enters CPU rewrite mode by setting "1" to the CPU rewrite mode select bit (bit 1 of address 0FE016). Then, software commands can be accepted. Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register. Figure 78 shows the flash memory control register 0. Bit 0 of the flash memory control register 0 is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is "0" (busy). Otherwise, it is "1" (ready). Bit 1 of the flash memory control register 0 is the CPU rewrite mode select bit. When this bit is set to "1", the MCU enters CPU rewrite mode. And then, software commands can be accepted. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly. Therefore, use the control program in the internal RAM for write to bit 1. To set this bit 1 to "1", it is necessary to write "0" and then write "1" in succession to bit 1. The bit can be set to "0" by only writing "0". Bit 2 of the flash memory control register 0 is the 8 KB user block E/W enable bit. By setting combination of bit 4 of the flash memory control register 2 and this bit as shown in Table 14, E/W is disabled to user block in the CPU rewriting mode. Bit 3 of the flash memory control register 0 is the flash memory reset bit used to reset the control circuit of internal flash memory. This bit is used when flash memory access has failed. When the CPU rewrite mode select bit is "1", setting "1" for this bit resets the control circuit. To release the reset, it is necessary to set this bit to "0". Bit 5 of the flash memory control register 0 is the User ROM area select bit and is valid only in the boot mode. Setting this bit to "1" in the boot mode switches an accessible area from the boot ROM area to the user ROM area. To use the CPU rewrite mode in the boot mode, set this bit to "1". To rewrite bit 5, execute the useroriginal reprogramming control software transferred to the internal RAM in advance. Bit 6 of the flash memory control register 0 is the program status flag. This bit is set to "1" when writing to flash memory is failed. When program error occurs, the block cannot be used. Bit 7 of the flash memory control register 0 is the erase status flag. This bit is set to "1" when erasing flash memory is failed. When erase error occurs, the block cannot be used. Figure 79 shows the flash memory control register 1. Bit 0 of the flash memory control register 1 is the Erase suspend enable bit. By setting this bit to "1", the erase suspend mode to suspend erase processing temporaly when block erase command is executed can be used. In order to set this bit to "1", writing "0" and "1" in succession to bit 0. In order to set this bit to "0", write "0" only to bit 0. Bit 1 of the flash memory control register 1 is the erase suspend request bit. By setting this bit to "1" when erase suspend enable bit is "1", the erase processing is suspended. Bit 6 of the flash memory control register 1 is the erase suspend flag. This bit is cleared to "0" at the flash erasing.
b7
b0 Flash memory control register 0 (FMCR0: address : 0FE016: initial value: 0116) RY/BY status flag
0 : Busy (being written or erased) 1 : Ready CPU rewrite mode select bit (Note 1)
0 : CPU rewrite mode invalid 1 : CPU rewrite mode valid 8KB user block E/W enable bit (Notes 1, 2) 0 : E/W disabled 1 : E/W enabled Flash memory reset bit (Notes 3, 4) 0 : Normal operation 1 : reset Not used (do not write "1" to this bit.) User ROM area select bit (Note 5) 0 : Boot ROM area is accessed 1 : User ROM area is accessed
Program status flag 0: Pass 1: Error Erase status flag 0: Pass 1: Error Notes 1: For this bit to be set to "1", the user needs to write a "0" and then a "1" to it in succession. For this bit to be set to "0", write "0" only to this bit. 2: This bit can be written only when CPU rewrite mode select bit is "1". 3: Effective only when the CPU rewrite mode select bit = "1". Fix this bit to "0" when the CPU rewrite mode select bit is "0". 4: When setting this bit to "1" (when the control circuit of flash memory is reset), the flash memory cannot be accessed for 10 s. 5: Write to this bit in program on RAM
Fig. 78 Structure of flash memory control register 0
b7 b0 Flash memory control register 1 (FMCR1: address : 0FE116: initial value: 4016) Erase Suspend enble bit (Notes 1) 0 : Suspend invalid 1 : Suspend valid Erase Suspend request bit (Notes 2) 0 : Erase restart 1 : Suspend request Not used (do not write "1" to this bit.) Erase Suspend flag 0 : Erase active 1 : Erase inactive (Erase Suspend mode) Not used (do not write "1" to this bit.)
Notes 1: For this bit to be set to "1", the user needs to write a "0" and then a "1" to it in succession. For this bit to be set to "0", write "0" only to this bit. 2: Effective only when the suspend enable bit = "1".
Fig. 79 Structure of flash memory control register 1
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 81 of 114
3804 Group (Spec. H)
b7
b0 Flash memory control register 2 (FMCR2: address : 0FE216: initial value: 4516) Not used Not used (do not write "1" to this bit.) Not used All user block E/W enable bit (Notes 1, 2) 0 : E/W disabled 1 : E/W enabled Not used
Notes 1: For this bit to be set to "1", the user needs to write a "0" and then a "1" to it in succession. For this bit to be set to "0", write "0" only to this bit. 2: Effective only when the CPU rewrite mode select bit = "1".
Fig. 80 Structure of flash memory control register 2 Table 14 State of E/W inhibition function All user block E/W enable bit 0 0 1 1 8 KB user block E/W enable bit 0 1 0 1 8 KB 2 block 16 KB + 24 KB block Data block Addresses C00016 to FFFF16 Addresses 200016 to BFFF16 Addresses 100016 to 1FFF16 E/W disabled E/W disabled E/W enabled E/W disabled E/W disabled E/W enabled E/W disabled E/W enabled E/W enabled E/W enabled E/W enabled E/W enabled
Figure 81 shows a flowchart for setting/releasing CPU rewrite mode.
Start
Single-chip mode or Boot mode
Set CPU mode register (Note 1)
Transfer CPU rewrite mode control program to internal RAM
Jump to control program transferred to internal RA M (Subsequent operations are executed by control program in this RAM)
Set CPU rewrite mode select bit to "1" (by writing "0" and then "1" in succession)
Set all user block E/W enable bit to "1" (by writing "0" and then "1" in succession) Set 8 KB user block E/W enable bit (At E/W disabled; writing "0", at E/W enabled; writing "0" and then "1" in succession)
Using software command executes erase, program, or other operation
Execute read array command (Note 2)
Set all user block E/W enable bit to "0" Set 8 KB user block E/W enable bit to "0"
Write "0" to CPU rewrite mode select bit
End Notes 1: Set the main clock as follows depending on the clock division ratio selection bits of CPU mode register (bits 6, 7 of address 003B16). 2: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to execute the read array command.
Fig. 81 CPU rewrite mode set/release flowchart
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 82 of 114
3804 Group (Spec. H)
s Notes on CPU Rewrite Mode
Take the notes described below when rewriting the flash memory in CPU rewrite mode. qOperation speed During CPU rewrite mode, set the system clock to 4.0 MHz or less using the clock division ratio selection bits (bits 6 and 7 of address 003B16). qInstructions inhibited against use The instructions which refer to the internal data of the flash memory cannot be used during CPU rewrite mode. qInterrupts The interrupts cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory. qWatchdog timer If the watchdog timer has been already activated, internal reset due to an underflow will not occur because the watchdog timer is surely cleared during program or erase. qReset Reset is always valid. The MCU is activated using the boot mode at release of reset in the condition of CNVss = "H", so that the program will begin at the address which is stored in addresses FFFC16 and FFFD16 of the boot ROM area.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 83 of 114
3804 Group (Spec. H)
q Software Commands
Table 15 lists the software commands. After setting the CPU rewrite mode select bit to "1", execute a software command to specify an erase or program operation. Each software command is explained below. * Read Array Command (FF16) The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an address to be read is input in one of the bus cycles that follow, the contents of the specified address are read out at the data bus (D0 to D7). The read array mode is retained until another command is written. * Read Status Register Command (7016) When the command code "7016" is written in the first bus cycle, the contents of the status register are read out at the data bus (D0 to D7) by a read in the second bus cycle. The status register is explained in the next section. * Clear Status Register Command (5016) This command is used to clear the bits SR4 and SR5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code "5016" in the first bus cycle. * Program Command (4016) Program operation starts when the command code "4016" is written in the first bus cycle. Then, if the address and data to program are written in the 2nd bus cycle, program operation (data programming and verification) will start. Whether the write operation is completed can be confirmed by _____ read status register or the RY/BY status flag. When the program starts, the read status register mode is entered automatically and the contents of the status register is read at the data bus (D0 to D7). The status register bit 7 (SR7) is set to "0" at the same time the write operation starts and is returned to "1" upon completion of the write operation. In this case, the read status register mode remains active until the read array command (FF16) is written.
The RY/BY status flag of the flash memory control register is "0" during write operation and "1" when the write operation is completed as is the status register bit 7. At program end, program results can be checked by reading the status register.
Start Write "4016" Write Write address Write data Read status register
SR7 = "1"? or RY/BY = "1" ? YES
NO
SR4 = "0"? YES Program completed
NO
Program error
Fig. 82 Program flowchart
Table 15 List of software commands (CPU rewrite mode)
Command Read array Read status register Clear status register Program Block erase
Cycle number 1 2 1 2 2
Mode Write Write Write Write Write
First bus cycle Data Address (D0 to D7) X
(Note 4)
Second bus cycle Data Mode Address (D0 to D7)
FF16 7016 5016 4016 2016 Write Write WA (Note 2) BA
(Note 3)
X X X X
Read
X
SRD (Note 1)
WD (Note 2) D016
Notes 1: SRD = Status Register Data 2: WA = Write Address, WD = Write Data 3: BA = Block Address to be erased (Input the maximum address of each block.) 4: X denotes a given address in the User ROM area.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 84 of 114
3804 Group (Spec. H)
* Block Erase Command (2016/D016) By writing the command code "2016" in the first bus cycle and the confirmation command code "D016" and the block address in the second bus cycle that follows, the block erase (erase and erase verify) operation starts for the block address of the flash memory to be specified. Whether the block erase operation is completed can be confirmed by read status register or the RY/BY status flag of flash memory control register. At the same time the block erase operation starts, the read status register mode is automatically entered, so that the contents of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the block erase operation starts and is returned to "1" upon completion of the block erase operation. In this case, the read status register mode remains active until the read array command (FF16) is written. The RY/BY status flag is "0" during block erase operation and "1" when the block erase operation is completed as is the status register bit 7. After the block erase ends, erase results can be checked by reading the status register. For details, refer to the section where the status register is detailed.
Start
Write "2016"
Write
"D016" Block address
Read status register
SR7 = "1"? or RY/BY = "1"?
NO
YES NO
SR5 = "0" ?
Erase error
YES Erase completed (write read command "FF16")
Fig. 83 Erase flowchart
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 85 of 114
3804 Group (Spec. H)
q Status Register
The status register shows the operating status of the flash memory and whether erase operations and programs ended successfully or in error. It can be read in the following ways: (1) By reading an arbitrary address from the User ROM area after writing the read status register command (7016) (2) By reading an arbitrary address from the User ROM area in the period from when the program starts or erase operation starts to when the read array command (FF16) is input. Also, the status register can be cleared by writing the clear status register command (5016). After reset, the status register is set to "8016". Table 16 shows the status register. Each bit in this register is explained below. *Sequencer status (SR7) The sequencer status indicates the operating status of the flash memory. This bit is set to "0" (busy) during write or erase operation and is set to "1" when these operations ends. After power-on, the sequencer status is set to "1" (ready).
*Erase status (SR5) The erase status indicates the operating status of erase operation. If an erase error occurs, it is set to "1". When the erase status is cleared, it is reset to "0". *Program status (SR4) The program status indicates the operating status of write operation. When a write error occurs, it is set to "1". The program status is reset to "0" when it is cleared. If "1" is written for any of the SR5 and SR4 bits, the read array, program, and block erase commands are not accepted. Before executing these commands, execute the clear status register command (5016) and clear the status register. Also, if any commands are not correct, both SR5 and SR4 are set to "1".
Table 16 Definition of each bit in status register
Each bit of SRD bits SR7 (bit7) SR6 (bit6) SR5 (bit5) SR4 (bit4) SR3 (bit3) SR2 (bit2) SR1 (bit1) SR0 (bit0)
Status name Sequencer status Reserved Erase status Program status Reserved Reserved Reserved Reserved
Definition
"1" Ready Terminated in error Terminated in error "0" Busy Terminated normally Terminated normally -
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 86 of 114
3804 Group (Spec. H)
q Full Status Check
By performing full status check, it is possible to know the execution results of erase and program operations. Figure 84 shows a full status check flowchart and the action to be taken when each error occurs.
Read status register
SR4 = "1" and SR5 = "1" ? NO SR5 = "0" ? YES SR4 = "0" ? YES
YES
Command sequence error
Execute the clear status register command (5016) to clear the status register. Try performing the operation one more time after confirming that the command is entered correctly. Should an erase error occur, the block in error cannot be used.
NO
Erase error
NO
Program error
Should a program error occur, the block in error cannot be used.
End (block erase, program)
Note: When one of SR5 and SR4 is set to "1", none of the read array, program, and block erase commands is accepted. Execute the clear status register command (5016) before executing these commands.
Fig. 84 Full status check flowchart and remedial procedure for errors
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 87 of 114
3804 Group (Spec. H)
q Functions To Inhibit Rewriting Flash Memory Version
To prevent the contents of internal flash memory from being read out or rewritten easily, this MCU incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode. (1) ROM Code Protect Function The ROM code protect function is the function to inhibit reading out or modifying the contents of internal flash memory by using the ROM code protect control address (address FFDB16) in parallel I/O mode. Figure 85 shows the ROM code protect control address (address FFDB16). (This address exists in the User ROM area.)
If one or both of the pair of ROM code protect bits is set to "0", the ROM code protect is turned on, so that the contents of internal flash memory are protected against readout and modification. The ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2, level 2 is selected by default. If both of the two ROM code protect reset bits are set to "00", the ROM code protect is turned off, so that the contents of internal flash memory can be readout or modified. Once the ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O or CPU rewrite mode to rewrite the contents of the ROM code protect reset bits. Rewriting of only the ROM code protect control address (address FFDB16) cannot be performed. When rewriting the ROM code protect reset bit, rewrite the whole user ROM area (block 0) containing the ROM code protect control address.
b7
b0
1 1 ROMCP (FF16 when shipped)
ROM code protect control address (address FFDB16)
Reserved bits ("1" at read/write) ROM code protect level 2 set bits (ROMCP2) (Notes 1, 2) b3b2 0 0: Protect enabled 0 1: Protect enabled 1 0: Protect enabled 1 1: Protect disabled ROM code protect reset bits (ROMCR) (Note 3) b5b4 0 0: Protect removed 0 1: Protect set bits effective 1 0: Protect set bits effective 1 1: Protect set bits effective ROM code protect level 1 set bits (ROMCP1) (Note 1) b7b6 0 0: Protect enabled 0 1: Protect enabled 1 0: Protect enabled 1 1: Protect disabled
Notes 1: When ROM code protect is turned on, the internal flash memory is protected against readout or modification in parallel I/O mode. 2: When ROM code protect level 2 is turned on, ROM code readout by a shipment inspection LSI tester, etc. also is inhibited. 3: The ROM code protect reset bits can be used to turn off ROM code protect level 1 and ROM code protect level 2. However, since these bits cannot be modified in parallel I/O mode, they need to be rewritten in serial I/O mode or CPU rewrite mode.
Fig. 85 Structure of ROM code protect control address
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 88 of 114
3804 Group (Spec. H)
(2) ID Code Check Function Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the programmer is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, and its areas are FFD416 to FFDA16. Write a program which has had the ID code preset at these addresses to the flash memory.
Address FFD416 FFD516 FFD616 FFD716 FFD816 FFD916 FFDA16 FFDB16 ID1 ID2 ID3 ID4 ID5 ID6 ID7 ROM code protect control Interrupt vector area
Fig. 86 ID code store addresses
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 89 of 114
3804 Group (Spec. H)
q Parallel I/O Mode
The parallel I/O mode is used to input/output software commands, address and data in parallel for operation (read, program and erase) to internal flash memory. Use the external device (writer) only for 3804 Group (spec. H). For details, refer to the user's manual of each writer manufacturer.
* User ROM and Boot ROM Areas
In parallel I/O mode, the User ROM and Boot ROM areas shown in Figure 77 can be rewritten. Both areas of flash memory can be operated on in the same way. The Boot ROM area is 4 Kbytes in size and located at addresses F00016 through FFFF16. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.) In the Boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the fac-tory. Therefore, using the MCU in standard serial I/O mode, do not rewrite to the Boot ROM area.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 90 of 114
3804 Group (Spec. H)
q Standard serial I/O Mode
The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is clock synchronized serial. This mode requires a purpose-specific peripheral unit. The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU rewrite mode), rewrite data input and so forth. The standard serial I/O mode is started by connecting "H" to the CNVss pin and "H" to the P45 (BOOTENT) pin, and releasing the reset operation. (In the ordinary microcomputer mode, set CNVss pin to "L" level.) This control program is written in the Boot ROM area when the product is shipped from Renesas. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the Boot ROM area is rewritten in parallel I/O mode. The standard serial I/ O mode has standard serial I/O mode 1 of the clock synchronous serial and standard serial I/O mode 2 of the clock asynchronous serial. Tables 17 and 18 show description of pin function (standard serial I/O mode). Figures 87 to 90 show the pin connections for the standard serial I/O mode. In standard serial I/O mode, only the User ROM area shown in Figure 77 can be rewritten. The Boot ROM area cannot be written. In standard serial I/O mode, a 7-byte ID code is used. When there is data in the flash memory, this function determines whether the ID code sent from the peripheral unit (programmer) and those written in the flash memory match. The commands sent from the peripheral unit (programmer) are not accepted unless the ID code matches.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 91 of 114
3804 Group (Spec. H)
Table 17 Description of pin function (Flash Memory Serial I/O Mode 1) Pin name VCC,VSS CNVSS RESET XIN XOUT AVSS VREF P00-P07,P10-P17, P20-P27,P30-P37, P40-P43,P50-P57, P60-P67 P44 P45 P46 P47 Signal name Power supply CNVSS Reset input Clock input Clock output Analog power supply input Reference voltage input I/O port I/O I I I I O I I/O Function Apply 2.7 to 5.5 V to the Vcc pin and 0 V to the Vss pin. After input of port is set, input "H" level. Reset input pin. To reset the microcomputer, RESET pin should be held at an "L" level for 16 cycles or more of XIN. Connect an oscillation circuit between the XIN and XOUT pins. As for the connection method, refer to the "clock generating circuit". Connect AVss to Vss. Apply reference voltage of A/D to this pin. Input "L" or "H" level, or keep open.
RxD input TxD output SCLK input BUSY output
I O I O
Serial data input pin. Serial data output pin. Serial clock input pin. BUSY signal output pin.
Table 18 Description of pin function (Flash Memory Serial I/O Mode 2) Pin name VCC,VSS CNVSS RESET XIN XOUT AVss VREF P00-P07,P10-P17, P20-P27,P30-P37, P40-P43,P50-P57, P60-P67 P44 P45 P46 P47 Signal name Power supply CNVSS Reset input Clock input Clock output Analog power supply input Reference voltage input I/O port I/O I I I I O I I/O Function Apply 2.7 to 5.5 V to the Vcc pin and 0 V to the Vss pin. After input of port is set, input "H" level. Reset input pin. To reset the microcomputer, RESET pin should be held at an "L" level for 16 cycles or more of XIN. Connect an oscillation circuit between the XIN and XOUT pins. As for the connection method, refer to the "clock generating circuit". Connect AVss to Vss. Apply reference voltage of A/D to this pin. Input "L" or "H" level, or keep open.
RxD input TxD output SCLK input BUSY output
I O I O
Serial data input pin. Serial data output pin. Input "L" level. BUSY signal output pin.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 92 of 114
3804 Group (Spec. H)
P00/AN8
P02/AN10
P01/AN9
P05/AN13
P06/AN14
P10/INT41
P04/AN12
P11/INT01
P03/AN11
P07/AN15
P12 P13
P14
P15 35
P16 34
48
41
46
47
45
40
44
43
42
39
38
37
36
P37/SRDY3 P36/SCLK3 P35/TXD3 P34/RXD3 P33/SCL P32/SDA P31/DA2 P30/DA1 VCC VCC VREF AVSS P67/AN7 P66/AN6 P65/AN5 P64/AN4 P63/AN3
49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
33
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
P17
P20(LED0) P21(LED1) P22(LED2) P23(LED3) P24(LED4) P25(LED5) P26(LED6) P27(LED7) VSS XOUT XIN P40/INT40/XCOUT P41/INT00/XCIN RESET CNVSS P42/INT1 RESET CNVss VSS
M38049FFHFP/HP/KP
13
10
11
12
P56/PWM
P54/CNTR0
P53/SRDY2
P51/SOUT2
P45/TXD1 P44/RXD1
P62/AN2
P60/AN0
P57/INT3
14
15
P55/CNTR1
P52/SCLK2
P47/SRDY1/CNTR2
Connect oscillation circuit. indicates flash memory pin.
P46/SCLK1
P43/INT2
P61/AN1
P50/SIN2
16
2
1
3
4
5
6
7
8
9
RxD TxD SCLK BUSY
Package type: 64P6N-A/64P6Q-A/64P6U-A
Fig. 87 Connection for standard serial I/O mode 1 (M38049FFHFP/HP/KP)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 93 of 114
3804 Group (Spec. H)
P00/AN8
P02/AN10
P01/AN9
P05/AN13
P06/AN14
P10/INT41
P04/AN12
P11/INT01
P03/AN11
P07/AN15
P12 P13
P14
P15 35
P16 34
48
41
40
47
45
46
44
43
42
39
38
37
36
P37/SRDY3 P36/SCLK3 P35/TXD3 P34/RXD3 P33/SCL P32/SDA P31/DA2 P30/DA1 VCC VCC VREF AVSS P67/AN7 P66/AN6 P65/AN5 P64/AN4 P63/AN3
49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
33
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
P17
P20(LED0) P21(LED1) P22(LED2) P23(LED3) P24(LED4) P25(LED5) P26(LED6) P27(LED7) VSS XOUT XIN P40/INT40/XCOUT P41/INT00/XCIN RESET CNVSS P42/INT1 RESET CNVss VSS
M38049FFHFP/HP/KP
13
10
11
12
P56/PWM
P54/CNTR0
P53/SRDY2
P51/SOUT2
P45/TXD1 P44/RXD1
P62/AN2
P60/AN0
P57/INT3
14
15
P55/CNTR1
P52/SCLK2
P47/SRDY1/CNTR2
Connect oscillation circuit. indicates flash memory pin.
P46/SCLK1
P43/INT2
P61/AN1
P50/SIN2
16
2
1
3
4
5 6
7
8
9
RxD TxD "L" input BUSY
Package type: 64P6N-A/64P6Q-A/64P6U-A
Fig. 88 Connection for standard serial I/O mode 2 (M38049FFHFP/HP/KP)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 94 of 114
3804 Group (Spec. H)
VCC
BUSY SCLK TXD RXD CNVSS RESET
VSS
VCC VREF AVSS P67/AN7 P66/AN6 P65/AN5 P64/AN4 P63/AN3 P62/AN2 P61/AN1 P60/AN0 P57/INT3 P56/PWM P55/CNTR1 P54/CNTR0 P53/SRDY2 P52/SCLK2 P51/SOUT2 P50/SIN2 P47/SRDY1/CNTR2 P46/SCLK1 P45/TXD1 P44/RXD1 P43/INT2 P42/INT1 CNVSS RESET P41/INT00/XCIN P40/INT40/XCOUT XIN XOUT VSS
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
P30/DA1 P31/DA2 P32/SDA P33/SCL P34/RXD3 P35/TXD3 P36/SCLK3 P37/SRDY3 P00/AN8 P01/AN9 P02/AN10 P03/AN11 P04/AN12 P05/AN13 P06/AN14 P07/AN15 P10/INT41 P11/INT01 P12 P13 P14 P15 P16 P17 P20(LED0) P21(LED1) P22(LED2) P23(LED3) P24(LED4) P25(LED5) P26(LED6) P27(LED7)
M38049FFHSP
Connect oscillation circuit. indicates flash memory pin.
Package type: 64P4B
Fig. 89 Connection for standard serial I/O mode 1 (M38049FFHSP)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 95 of 114
3804 Group (Spec. H)
VCC
BUSY "L" input TXD RXD CNVSS RESET
VSS
VCC VREF AVSS P67/AN7 P66/AN6 P65/AN5 P64/AN4 P63/AN3 P62/AN2 P61/AN1 P60/AN0 P57/INT3 P56/PWM P55/CNTR1 P54/CNTR0 P53/SRDY2 P52/SCLK2 P51/SOUT2 P50/SIN2 P47/SRDY1/CNTR2 P46/SCLK1 P45/TXD1 P44/RXD1 P43/INT2 P42/INT1 CNVSS RESET P41/INT00/XCIN P40/INT40/XCOUT XIN XOUT VSS
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
P30/DA1 P31/DA2 P32/SDA P33/SCL P34/RXD3 P35/TXD3 P36/SCLK3 P37/SRDY3 P00/AN8 P01/AN9 P02/AN10 P03/AN11 P04/AN12 P05/AN13 P06/AN14 P07/AN15 P10/INT41 P11/INT01 P12 P13 P14 P15 P16 P17 P20(LED0) P21(LED1) P22(LED2) P23(LED3) P24(LED4) P25(LED5) P26(LED6) P27(LED7)
M38049FFHSP
Connect oscillation circuit. indicates flash memory pin.
Package type: 64P4B
Fig. 90 Connection for standard serial I/O mode 2 (M38049FFHSP)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 96 of 114
3804 Group (Spec. H)
td(CNVSS-RESET) td(P45-RESET)
Power source RESET CNVSS P45(TXD) P46(SCLK) P47(BUSY) P44(RXD)
Symbol td(CNVss-RESET) td(P45-RESET)
Limits Unit Min. Typ. Max. - - ms 0 ms 0
Notes: In the standard serial I/O mode 1, input "H" to the P46 pin. Be sure to set the CNVss pin to "H" before rising RESET. Be sure to set the P45 pin to "H" before rising RESET.
Fig. 91 Operating waveform for standard serial I/O mode 1
td(CNVSS-RESET) td(P45-RESET)
Power source RESET CNVSS P45(TXD) P46(SCLK) P47(BUSY) P44(RXD)
Symbol td(CNVss-RESET) td(P45-RESET)
Limits Unit Min. Typ. Max. ms - - 0 ms 0
Notes: In the standard serial I/O mode 2, input "H" to the P46 pin. Be sure to set the CNVss pin to "H" before rising RESET. Be sure to set the P45 pin to "H" before rising RESET.
Fig. 92 Operating waveform for standard serial I/O mode 2
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 97 of 114
3804 Group (Spec. H)
NOTES ON PROGRAMMING Processor Status Register
The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.
Serial Interface
In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the SRDY signal, set the transmit enable bit, the receive enable bit, and the SRDY output enable bit to "1." Serial I/O continues to output the final bit from the TXD pin after transmission is completed. SOUT2 pin for serial I/O2 goes to high impedance after transfer is completed. When in serial I/Os 1 and 3 (clock-synchronous mode) or in serial I/O2, an external clock is used as synchronous clock, write transmission data to the transmit buffer register or serial I/O2 register, during transfer clock is "H."
Interrupts
The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.
A/D Converter
The comparator uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low. Therefore, make sure that f(XIN) is at least on 500 kHz during an A/D conversion. Do not execute the STP instruction during an A/D conversion.
Decimal Calculations
* To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction. * In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.
D/A Converter
The accuracy of the D/A converter becomes rapidly poor under the VCC = 4.0 V or less condition; a supply voltage of VCC 4.0 V is recommended. When a D/A converter is not used, set all values of D/Ai conversion registers (i=1, 2) to "0016."
Timers
If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).
Instruction Execution Time Multiplication and Division Instructions
* The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction. * The execution of these instructions does not change the contents of the processor status register. The instruction execution time is obtained by multiplying the period of the internal clock by the number of cycles needed to execute an instruction. The number of cycles required to execute an instruction is shown in the list of machine instructions. The period of the internal clock is double of the XIN period in high-speed mode.
Ports
The contents of the port direction registers cannot be read. The following cannot be used: * The data transfer instruction (LDA, etc.) * The operation instruction when the index X mode flag (T) is "1" * The instruction with the addressing mode which uses the value of a direction register as an index * The bit-test instruction (BBC or BBS, etc.) to a direction register * The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register. Use instructions such as LDM and STA, etc., to set the port direction registers.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 98 of 114
3804 Group (Spec. H)
NOTES ON USAGE Handling of Power Source Pins
In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (VCC pin) and GND pin (VSS pin), and between power source pin (VCC pin) and analog power source input pin (AVSS pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of 0.01 F-0.1 F is recommended.
Power Source Voltage
When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation. In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the power source voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.
Flash Memory Version
The CNVss pin determines the flash memory mode. To improve the noise reduction, connect a track between CNVss pin and Vss pin or Vcc pin with 1 to 10 k resistance. The mask ROM version track of CNVss pin has no operational interference even if it is connected to Vss pin or Vcc pin via a resistor.
Electric Characteristic Differences Between Mask ROM and Flash Memory Version MCUs
There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and Flash Memory version MCUs due to the difference in the manufacturing processes, built-in ROM, and layout pattern etc.When manufacturing an application system with the Flash Memory version and then switching to use of the Mask ROM version, please conduct evaluations equivalent to the system evaluations conducted for the flash memory version.
DATA REQUIRED FOR MASK ORDERS
The following are necessary when ordering a mask ROM production: 1.Mask ROM Confirmation Form 2.Mark Specification Form 3.Data to be written to ROM, in EPROM form (three identical copies) For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 99 of 114
3804 Group (Spec. H)
ELECTRICAL CHARACTERISTICS Absolute maximum ratings
Table 19 Absolute maximum ratings Symbol Parameter VCC Power source voltages VI Input voltage P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67, VREF VI Input voltage P32, P33 ____________ VI Input voltage RESET, XIN VI Input voltage CNVSS VO Output voltage P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67, XOUT VO Output voltage P32, P33 Pd Power dissipation Topr Operating temperature Tstg Storage temperature Note: This value is 300 mW except SP package.
Conditions All voltages are based on Vss. Output transistors are cut off.
Ratings -0.3 to 6.5 -0.3 to VCC +0.3
Unit V V
-0.3 to 5.8 -0.3 to VCC +0.3 -0.3 to VCC +0.3 -0.3 to VCC +0.3
V V V V
Ta = 25C
-0.3 to 5.8 1000 (Note) -20 to 85 -65 to 125
V mW C C
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 100 of 114
3804 Group (Spec. H)
Recommended operating conditions
Table 20 Recommended operating conditions (1) (VCC = 2.7 to 5.5 V, VSS = 0V, Ta = -20 to 85 C, unless otherwise noted) Symbol VCC Parameter Power source voltage (Note 1) Conditions When start oscillating (Note 2) High-speed mode f(XIN) 8.4 MHz f() = f(XIN)/2 f(XIN) 12.5 MHz f(XIN) 16.8 MHz f(XIN) 12.5 MHz Middle-speed mode f(XIN) 16.8 MHz f() = f(XIN)/8 Min. 2.7 2.7 4.0 4.5 2.7 4.5 0.8VCC Limits Typ. 5.0 5.0 5.0 5.0 5.0 5.0 0 Max. 5.5 5.5 5.5 5.5 5.5 5.5 VCC Unit V V V V V V V V
VSS VIH
VIH VIH
VIH
VIH VIH VIL
VIL
VIL
Power source voltage "H" input voltage P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67 "H" input voltage P32, P33 "H" input voltage (when I2C-BUS input level is selected) SDA, SCL "H" input voltage (when SMBUS input level is selected) SDA, SCL "H" input voltage ____________ RESET, XIN, CNVSS "H" input voltage XCIN "L" input voltage P00-P07, P10-P17, P20-P27, P30-P37,P40-P47, P50-P57, P60-P67 "L" input voltage (when I2C-BUS input level is selected) SDA, SCL "L" input voltage (when SMBUS input level is selected) SDA, SCL
____________
0.8VCC 0.7VCC
5.5 5.5
V V
1.4
5.5
V
0.8VCC 2 0
VCC VCC 0.2VCC
V V V
0
0.3Vcc
V
0
0.6
V
VIL VIL VIL
"L" input voltage RESET, CNVSS "L" input voltage XIN "L" input voltage XCIN
0
0.2VCC 0.16VCC 0.4
V V V
Notes 1: When using A/D converter, see A/D converter recommended operating conditions. 2: The start voltage and the start time for oscillation depend on the using oscillator, oscillation circuit constant value and operating temperature range, etc.. Particularly a high-frequency oscillator might require some notes in the low voltage operation.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 101 of 114
3804 Group (Spec. H)
Table 21 Recommended operating conditions (2) (VCC = 2.7 to 5.5 V, VSS = 0V, Ta = -20 to 85 C, unless otherwise noted) Symbol f(XIN) Parameter Main clock input oscillation frequency (Note 1) Conditions High-speed mode f() = f(XIN)/2 2.7 VCC < 4.0 V 4.0 VCC < 4.5 V 4.5 VCC 5.5 V 2.7 VCC < 4.5 V 4.5 VCC 5.5 V f(XCIN) Sub-clock input oscillation frequency (Notes 1, 2) 32.768 Limits Min. Typ. Max. (9VCC-0.3)1.05 3 (24VCC-60)1.05 3 16.8 (15VCC+39)1.1 7 16.8 50 Unit MHz MHz MHz MHz MHz kHz
Middle-speed mode f() = f(XIN)/8
Notes 1: When the oscillation frequency has a duty cycle of 50%. 2: When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 102 of 114
3804 Group (Spec. H)
Table 22 Recommended operating conditions (3) (VCC = 2.7 to 5.5 V, VSS = 0V, Ta = -20 to 85 C, unless otherwise noted) Symbol IOH(peak) IOH(peak) IOL(peak) IOL(peak) IOL(peak) IOH(avg) IOH(avg) IOL(avg) IOL(avg) IOL(avg) IOH(peak) IOL(peak) IOL(peak) IOH(avg) IOL(avg) IOL(avg) "H" total peak output current "H" total peak output current "L" total peak output current "L" total peak output current "L" total peak output current "H" total average output current "H" total average output current "L" total average output current "L" total average output current "L" total average output current "H" peak output current "L" peak output current "L" peak output current "H" average output current "L" average output current "L" average output current Parameter P00-P07, P10-P17, P20-P27, P30, P31, P34-P37 (Note 1) P40-P47, P50-P57, P60-P67 (Note 1) P00-P07, P10-P17, P30-P37 (Note 1) P20-P27 (Note 1) P40-P47,P50-P57, P60-P67 (Note 1) P00-P07, P10-P17, P20-P27, P30, P31, P34-P37 (Note 1) P40-P47,P50-P57, P60-P67 (Note 1) P00-P07, P10-P17, P30-P37 (Note 1) P20-P27 (Note 1) P40-P47,P50-P57, P60-P67 (Note 1) P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67 (Note 2) P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, P60-P67 (Note 2) P20-P27 (Note 2) P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67 (Note 3) P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, P60-P67 (Note 3) P20-P27 (Note 3) Min. Limits Typ. Max. -80 -80 80 80 80 -40 -40 40 40 40 -10 10 20 -5 5 10 Unit mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA
Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents. 2: The peak output current is the peak current flowing in each port. 3: The average output current IOL(avg), IOH(avg) are average value measured over 100 ms.
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 103 of 114
3804 Group (Spec. H)
Electrical characteristics
Table 23 Electrical characteristics (1) (VCC = 2.7 to 5.5 V, VSS = 0V, Ta = -20 to 85 C, unless otherwise noted) Symbol VOH Parameter "H" output voltage P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67 (Note 1) "L" output voltage P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67 "L" output voltage P20-P27 Test conditions IOH = -10 mA VCC = 4.0 to 5.5 V IOH = -1.0 mA VCC = 1.8 to 5.5 V IOL = 10 mA VCC = 4.0 to 5.5 V IOL = 1.6 mA VCC = 1.8 to 5.5 V IOL = 20 mA VCC = 4.0 to 5.5 V IOL = 1.6 mA VCC = 1.8 to 5.5 V Limits Min. VCC-2.0 VCC-1.0 2.0 1.0 2.0 0.4 0.4 Typ. Max. Unit V V V V V V V
VOL
VOL
VT+-VT-
VT+-VT-
VT+-VT- IIH
IIH IIH IIL
IIL IIL IIL
VRAM
Hysteresis CNTR0, CNTR1, CNTR2, INT0-INT4 Hysteresis RxD1, SCLK1, SIN2, SCLK2, RxD3, SCLK3 ____________ Hysteresis RESET "H" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67 ____________ "H" input current RESET, CNVSS "H" input current XIN "L" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67 ____________ "L" input current RESET,CNVSS "L" input current XIN "L" input current (at Pull-up) P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, P40-P47, P50-P57, P60-P67 RAM hold voltage
0.5
V
0.5 VI = VCC (Pin floating. Pull-up transistors "off") VI = VCC VI = VCC VI = VSS (Pin floating. Pull-up transistors "off") VI = VSS VI = VSS VI = VSS VCC = 5.0 V VI = VSS VCC = 3.0 V When clock stopped 5.0
V A
5.0 4.0 -5.0
A A A
-5.0 -80 -30 1.8 -4.0 -210 -70 -420 -140 VCC
A A A A V
Note 1: P35 is measured when the P35/TxD3 P-channel output disable bit of the UART3 control register (bit 4 of address 003316) is "0". P45 is measured when the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 104 of 114
3804 Group (Spec. H)
Table 24 Electrical characteristics (2) (VCC = 2.7 to 5.5 V, Ta = -20 to 85 C, f(XCIN)=32.768kHZ (Stoped in middle-speed mode), Output transistors "off", AD converter not operated) Limits Symbol ICC Parameter Power source current High-speed mode VCC = 5V Test conditions f(XIN) = 16.8 MHz f(XIN) = 12.5 MHz f(XIN) = 8.4 MHz f(XIN) = 4.2 MHz f(XIN) = 16.8 MHz (in WIT state) f(XIN) = 8.4 MHz f(XIN) = 4.2 MHz f(XIN) = 2.1 MHz f(XIN) = 16.8 MHz f(XIN) = 12.5 MHz f(XIN) = 8.4 MHz f(XIN) = 16.8 MHz (in WIT state) f(XIN) = 12.5 MHz f(XIN) = 8.4 MHz f(XIN) = 6.3 MHz f(XIN) = stopped In WIT state f(XIN) = stopped In WIT state Ta = 25 C Ta = 85 C f(XIN) = 16.8 MHz, VCC = 5V In Middle-, high-speed mode Min. Typ. 5.5 4.5 3.5 2.2 2.2 2.7 1.8 1.1 3.0 2.4 2.0 2.1 1.7 1.5 1.3 410 4.5 400 3.7 0.55 0.75 1000 Max. 8,3 6.8 5.3 3.3 3.3 4.1 2.7 1.7 4.5 3.6 3.0 3.2 2.6 2.3 2.0 630 6.8 600 5.6 3.0 Unit mA mA mA mA mA mA mA mA mA mA mA mA mA mA mA A A A A A A A
VCC = 3V
Middle-speed mode
VCC = 5V
VCC = 3V
Low-speed mode
VCC = 5V VCC = 3V
In STP state (All oscillation stopped) Increment when A/D conversion is executed
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 105 of 114
3804 Group (Spec. H)
A/D converter characteristics
Table 25 A/D converter recommended operating conditions (VCC = 2.7 to 5.5 V, VSS = AVSS = 0 V,Ta = -20 to 85 C, unless otherwise noted) Symbol VCC VREF AVSS VIA f(XIN) Parameter Power source voltage (When A/D converter is used) Analog reference voltage Analog power source voltage Analog input voltage Main clock oscillation frequency (When A/D converter is used) Conditions 8-bit A/D mode (Note 1) 10-bit A/D mode (Note 2) Limits Min. 2.7 2.7 2.0 0 0.5 0.5 0.5 Typ. 5.0 5.0 0 2.7 VCC < 4.0 V 4.0 VCC < 4.5 V 4.5 VCC 5.5 V
Note 1: 8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1". 2: 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".
Max. 5.5 5.5 VCC VCC (9VCC-0.3)1.05 3 (24VCC-60)1.05 3 16.8
Unit V V V V MHZ
Table 26 A/D converter characteristics (VCC = 2.7 to 5.5 V, VSS = AVSS = 0 V, Ta = -20 to 85 C, unless otherwise noted) Symbol - - tCONV Resolution Absolute accuracy (excluding quantization error) Conversion time Parameter Test conditions 8-bit A/D mode (Note 1) 10-bit A/D mode (Note 2) 8-bit A/D mode (Note 1) 10-bit A/D mode (Note 2) 8-bit A/D mode (Note 1) 10-bit A/D mode (Note 2) Min. Limits Typ. Max. 8 10 2 4 50 61 100 200 5 5 Unit bit LSB 2tc(XIN) k A A A
2.7 VREF 5.5 V 2.7 VREF 5.5 V
RLADDER Ladder resistor IVREF Reference power at A/D converter operated VREF = 5.0 V source input current at A/D converter stopped VREF = 5.0 V II(AD) A/D port inout current
Note 1: 8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "1". 2: 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is "0".
12 50
35 150
D/A converter characteristics
Table 27 D/A converter characteristics (VCC = 2.7 to 5.5 V, VREF = 2.7 V to VCC, VSS = AVSS = 0 V, Ta = -20 to 85 C, unless otherwise noted) Symbol - - tsu RO IVREF Resolution Absolute accuracy Parameter 4.0 VREF 5.5 V 2.7 VREF < 4.0 V 2 3.5 Test conditions Limits Min. Typ. Max. 8 1.0 2.5 3 5 3.2 Unit bit % % s k mA
Setting time Output resistor Reference power source input current (Note 1)
Note 1: Using one D/A converter, with the value in the DA conversion register of the other D/A converter being "0016".
Power source circuit timing characteristics
Table 28 Power source circuit timing characteristics (VCC = 2.7 to 5.5 V, VREF = 2.7 V to VCC, VSS = AVSS = 0 V, Ta = -20 to 85 C, unless otherwise noted) Symbol td(P-R) Parameter Internal power source stable time at power-on Test conditions 2.7 Vcc < 5.5 V Limits Min. Typ. Max. 2 Unit ms
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 106 of 114
3804 Group (Spec. H)
Timing requirements and switching characteristics
Table 29 Timing requirements (1) (VCC = 2.7 to 5.5 V, VSS = 0V, Ta = -20 to 85 C, unless otherwise noted) Symbol tW(RESET) tC(XIN) Reset input "L" pulse width Main clock XIN input cycle time Main clock XIN input "H" pulse width Main clock XIN input "L" pulse width Sub-clock XCIN input cycle time Sub-clock XCIN input "H" pulse width Sub-clock XCIN input "L" pulse width CNTR0-CNTR2 input cycle time CNTR0-CNTR2 input "H" pulse width CNTR0-CNTR2 input "L" pulse width INT00, INT01, INT1, INT2, INT3, INT40, INT41 input "H" pulse width INT00, INT01, INT1, INT2, INT3, INT40, INT41 input "L" pulse width Parameter Limits Min. 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V td(P-R) ms + 16 59.5 10000/(86VCC-219) 26103/(82VCC-3) 25 4000/(86VCC-219) 10000/(82VCC-3) 25 4000/(86VCC-219) 10000/(82VCC-3) 20 5 5 120 160 250 48 64 115 48 64 115 48 64 115 48 64 115 Typ. Max. Unit XIN cycle ns
tWH(XIN)
ns
tWL(XIN)
ns
tC(XCIN) tWH(XCIN) tWL(XCIN) tC(CNTR)
tWH(CNTR)
tWL(CNTR)
tWH(INT)
tWL(INT)
4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V
s s s ns
ns
ns
ns
ns
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 107 of 114
3804 Group (Spec. H)
Table 30 Timing requirements (2) (VCC = 2.7 to 5.5 V, VSS = 0V, Ta = -20 to 85 C, unless otherwise noted) Symbol tC(SCLK1), tC(SCLK3) Serial I/O1, serial I/O3 clock input cycle time (Note) Serial I/O1, serial I/O3 clock input "H" pulse width (Note) Serial I/O1, serial I/O3 clock input "L" pulse width (Note) Serial I/O1, serial I/O3 clock input setup time Serial I/O1, serial I/O3 clock input hold time Serial I/O2 clock input cycle time Serial I/O2 clock input "H" pulse width Serial I/O2 clock input "L" pulse width Serial I/O2 clock input setup time Serial I/O2 clock input hold time Parameter 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V Min. 250 320 500 120 150 240 120 150 240 70 90 100 32 40 50 500 650 1000 200 260 400 200 260 400 100 130 200 100 130 150 Limits Typ. Max. Unit ns
tWH(SCLK1), tWH(SCLK3)
ns
tWL(SCLK1), tWL(SCLK3)
ns
tsu(RxD1-SCLK1), tsu(RxD3-SCLK3) th(SCLK1-RxD1), th(SCLK3-RxD3) tC(SCLK2)
ns
ns
ns
tWH(SCLK2)
ns
tWL(SCLK2)
ns
tsu(SIN2-SCLK2)
ns
th(SCLK2-SIN2)
ns
Note : When bit 6 of address 001A16 and bit 6 of address 003216 are "1" (clock synchronous). Divide this value by four when bit 6 of address 001A16 and bit 6 of address 003216 are "0" (UART).
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 108 of 114
3804 Group (Spec. H)
Table 31 Switching characteristics (VCC = 2.7 to 5.5 V, VSS = 0V, Ta = -20 to 85 C, unless otherwise noted) Symbol tWH(SCLK1) tWH(SCLK3) tWL(SCLK1) tWL(SCLK3) td(SCLK1-TxD1) td(SCLK3-TxD3) tV(SCLK1-TxD1) tV(SCLK3-TxD3) tr(SCLK1) tr(SCLK3) tf(SCLK1) tf(SCLK3) tWH(SCLK2) Parameter Serial I/O1, serial I/O3 clock output "H" pulse width Serial I/O1, serial I/O3 clock output "L" pulse width Serial I/O1, serial I/O3 output delay time (Note) Serial I/O1, serial I/O3 output valid time (Note) Serial I/O1, serial I/O3 rise time of clock output Serial I/O1, serial I/O3 fall time of clock output Serial I/O2 clock output "H" pulse width Serial I/O2 clock output "L" pulse width Serial I/O2 output delay time Serial I/O2 output valid time Serial I/O2 fall time of clock output CMOS rise time of output (Note) CMOS fall time of output (Note) 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V 4.5VCC5.5 V 4.0VCC<4.5 V 2.7VCC<4.0 V Test conditions Limits Min. tC(SCLK1)2-30, tC(SCLK3)/2-30 tC(SCLK1)2-35, tC(SCLK3)/2-35 tC(SCLK1)2-40, tC(SCLK3)/2-40 tC(SCLK1)2-30, tC(SCLK3)/2-30 tC(SCLK1)2-35, tC(SCLK3)/2-35 tC(SCLK1)2-40, tC(SCLK3)/2-40 Typ. Max. Unit ns
ns
140 200 350 -30 -30 -30 30 35 40 30 35 40 tC(SCLK2)/2-160 tC(SCLK2)/2-200 tC(SCLK2)/2-240 tC(SCLK2)/2-160 tC(SCLK2)/2-200 tC(SCLK2)/2-240 200 250 300 0 0 0 30 35 40 30 35 40 30 35 40
ns
ns
ns
ns
Fig. 93
ns
tWL(SCLK2)
ns
td(SCLK2-SOUT2)
ns
tV(SCLK2-SOUT2)
ns
tf(SCLK2)
ns
tr(CMOS)
tf(CMOS)
10 12 15 10 12 15
ns
ns
Note: When the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is "0".
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 109 of 114
3804 Group (Spec. H)
Measurement output pin 100pF
Measurement output pin
1k
100pF
CMOS output
N-channel open-drain output
Fig.93 Circuit for measuring output switching characteristics (1)
Fig.94 Circuit for measuring output switching characteristics (2)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 110 of 114
3804 Group (Spec. H)
Single-chip mode timing diagram
tC(CNTR) tWH(CNTR) tWL(CNTR) 0.2VCC
CNTR0, CNTR1, CNTR2
0.8VCC
INT1,INT2,INT3 INT00,INT40 INT01,INT41
tWH(INT) 0.8VCC 0.2VCC
tWL(INT)
tW(RESET)
RESET
0.2VCC
0.8VCC
tC(XIN) tWH(XIN) tWL(XIN) 0.2VCC
XIN
0.8VCC
tC(XCIN) tWH(XCIN) tWL(XCIN) 0.2VCC
XCIN
0.8VCC
tC(SCLK1), tC(SCLK2),tC(SCLK3),
SCLK1 SCLK2 SCLK3
tf
tWL(SC LK1), tW L(SC LK2), tWL(SC LK3) 0.2VCC tsu(RxD1-SCLK1), tsu(SIN2-SCLK2), tsu(RxD3-SCLK3)
tr
tWH (SC LK1), tWH (SC LK2), tWH (SC LK3) 0.8VCC th(SCLK1-RxD1), th(SCLK2-SIN2), th(SCLK3-RxD3)
RXD1 RXD3 SIN2 TXD1 TXD3 SOUT2
Fig. 95 Timing diagram (in single-chip mode)
0.8VCC 0.2VCC td(SC LK1-TxD1), td(SC LK2-SOUT2), td(SC LK3-TxD3) tv(SC LK1-TxD1), tv(SC LK2-SOUT2), tv(SC LK3-TxD3)
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 111 of 114
3804 Group (Spec. H)
Table 32 Multi-master I 2C-BUS bus line characteristics Standard clock mode High-speed clock mode Symbol tBUF tHD;STA tLOW tR tHD;DAT tHIGH tF tSU;DAT tSU;STA tSU;STO Bus free time Hold time for START condition Hold time for SCL clock = "0" Rising time of both SCL and SDA signals Data hold time Hold time for SCL clock = "1" Falling time of both SCL and SDA signals Data setup time Setup time for repeated START condition Setup time for STOP condition 250 4.7 4.0 0 4.0 300 Parameter Min. 4.7 4.0 4.7 1000 Max. Min. 1.3 0.6 1.3 20+0.1Cb 0 0.6 20+0.1Cb 100 0.6 0.6 300 300 0.9 Max. Unit s s s ns s s ns ns s s
Note: Cb = total capacitance of 1 bus line
S DA
tBUF tLOW tR tF
Sr P
tHD:STA
tsu:STO
S CL
P
S
tHD:STA
tHD:DAT
tHIGH
tsu:DAT
tsu:STA
S : START condition Sr: RESTART condition P : STOP condition
Fig. 96 Timing diagram of multi-master I2 C-BUS
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 112 of 114
3804 Group (Spec. H)
PACKAGE OUTLINE
64P6N-A
EIAJ Package Code QFP64-P-1414-0.80 HD D JEDEC Code - Weight(g) 1.11 Lead Material Alloy 42
Plastic 64pin 1414mm body QFP
MD e
1
48
b2
64
49
I2 Recommended Mount Pad Symbol A A1 A2 b c D E e HD HE L L1 y b2 I2 MD ME Dimension in Millimeters Min Nom Max - - 3.05 0 0.1 0.2 2.8 - - 0.3 0.35 0.45 0.13 0.15 0.2 13.8 14.0 14.2 13.8 14.0 14.2 0.8 - - 16.5 16.8 17.1 16.5 16.8 17.1 0.4 0.6 0.8 1.4 - - 0.1 - - 0 10 - 0.5 - - 1.3 - - 14.6 - - - - 14.6 HE E
16
33
17
32
A
L1
A2
F A1 e y b L Detail F
64P4B
EIAJ Package Code SDIP64-P-750-1.78 JEDEC Code - Weight(g) 7.9 Lead Material Alloy 42/Cu Alloy
c
Plastic 64pin 750mil SDIP
64
33
1
32
Symbol
D A2
e SEATING PLANE
b1
b
b2
A A1 A2 b b1 b2 c D E e e1 L
Dimension in Millimeters Min Nom Max - - 5.08 0.38 - - - 3.8 - 0.4 0.5 0.59 0.9 1.0 1.3 0.65 0.75 1.05 0.2 0.25 0.32 56.2 56.4 56.6 16.85 17.0 17.15 - 1.778 - - 19.05 - 2.8 - - 0 - 15
L
A
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 113 of 114
A1
e1
E
c
ME
3804 Group (Spec. H)
64P6Q-A
EIAJ Package Code LQFP64-P-1010-0.5 JEDEC Code -- Weight(g) Lead Material Cu Alloy
Plastic 64pin 1010mm body LQFP
MD e
HD D
48 33
49
32
b2
I2 Recommended Mount Pad Symbol A A1 A2 b c D E e HD HE L L1 Lp
A3 A3
64
17
1
16
A e F L1
A1
y
b
x y b2 I2 MD ME
x
M
L Detail F
Lp
Dimension in Millimeters Min Nom Max 1.7 -- -- 0.1 0.2 0 1.4 -- -- 0.13 0.18 0.28 0.105 0.125 0.175 9.9 10.0 10.1 9.9 10.0 10.1 0.5 -- -- 11.8 12.0 12.2 11.8 12.0 12.2 0.3 0.5 0.7 1.0 -- -- 0.6 0.75 0.45 0.25 -- -- -- 0.08 -- 0.1 -- -- 0 10 -- 0.225 -- -- 1.0 -- -- 10.4 -- -- 10.4 -- --
HE
E
A2
64P6U-A
EIAJ Package Code LQFP64-P-1414-0.8 JEDEC Code -- HD D
48 33
c
Plastic 64pin 1414mm body LQFP
Weight(g) Lead Material Cu Alloy e MD
l2
49 32
Recommended Mount Pad Symbol A A1 A2 b c D E e HD HE L L1 Lp
A3
64
17
1
16
A F L1 A2
e
A3
Lp
c
y
b
x
M
A1
L
x y b2 I2 MD ME
Detail F
Dimension in Millimeters Min Nom Max -- -- 1.7 0.1 0.2 0 -- -- 1.4 0.32 0.37 0.45 0.105 0.125 0.175 13.9 14.1 14.0 13.9 14.1 14.0 0.8 -- -- 16.0 15.8 16.2 15.8 16.2 16.0 0.3 0.5 0.7 1.0 -- -- 0.45 0.6 0.75 -- 0.25 -- -- -- 0.2 0.1 -- -- 0 8 -- 0.5 -- -- -- -- 0.95 -- 14.4 -- 14.4 -- --
Rev.1.01 Jan 25, 2005 REJ03B0131-0101Z
page 114 of 114
HE
E
ME
b2
ME
REVISION HISTORY
Rev. Date Page 1.00 Dec.10, 2004 1.01 Jan.25, 2005 - 2 11 First edition issued
3804 Group (Spec.H) Data Sheet
Description Summary
Fig.1, 2 pin configurations are partly revised. P32P32/SDA, P33P33/SCL " (2) Bits 1, 2, 3 of address 001016: Middle-speed Mode Automatic Switch Function" is partly revised. "qMiddle-speed mode automatic switch by SCL/SDA Interrupt" is added. Note 2 of Fig.9 is added. 22 INTERRUPTS is partly revised. sNote is partly added. 31 sPrecautoins of " (3) Pulse output mode" is partly revised. 33 sPrecautoins of " (6) Programmable waveform generating mode" is partly revised. sPrecautoins of " (7) Programmable one-shot generating mode" is partly revised. 93,94,95,96 Fig.87, 88, 89, 90 are partly revised. P32P32/SDA, P33P33/SCL
(1/1)
Sales Strategic Planning Div.
Keep safety first in your circuit designs!
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. Notes regarding these materials 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com). 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001
http://www.renesas.com
(c) 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .2.0

▲Up To Search▲

Price & Availability of M38040FCHSP

	To Download M38040FCHSP Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .