View PH9030L_4587486.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PH9030L
N-channel TrenchMOS logic level FET
Rev. 01 -- 29 July 2008 Product data sheet
1. Product profile
1.1 General description
Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing, communications, consumer and industrial applications only.
1.2 Features and benefits
High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources
1.3 Applications
DC-to-DC convertors Notebook computers Portable equipment Switched-mode power supplies
1.4 Quick reference data
Table 1. VDS ID Ptot Quick reference Conditions Tmb = 25 C; VGS = 10 V; see Figure 1; see Figure 3 Tmb = 25 C; see Figure 2 Min Typ Max 30 63 62.5 Unit V A W drain-source voltage 25 C Tj 150 C drain current total power dissipation gate-drain charge Symbol Parameter
Dynamic characteristics QGD VGS = 4.5 V; ID = 10 A; VDS = 12 V; see Figure 10; see Figure 11 VGS = 10 V; ID = 25 A; Tj = 25 C; see Figure 8; see Figure 9 3.2 nC
Static characteristics RDSon drain-source on-state resistance 7 9 m
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
2. Pinning information
Table 2. Pin 1,2,3 4 mb S G D Pinning information Symbol Description source gate mounting base; connected to drain
1234 mb
D
Simplified outline
Graphic symbol
G
mbb076
S
SOT669 (LFPAK)
3. Ordering information
Table 3. Ordering information Type number Package Name PH9030L LFPAK
Description Version Plastic single-ended surface-mounted package (LFPAK); SOT669 4 leads
4. Limiting values
Table 4. Symbol VDS VDGR VGS ID Limiting values Parameter drain-source voltage drain-gate voltage gate-source voltage drain current VGS = 10 V; Tj = 100 C; see Figure 1 VGS = 10 V; Tmb = 25 C; see Figure 1; see Figure 3 IDM Ptot Tstg Tj IS ISM EDS(AL)S peak drain current total power dissipation storage temperature junction temperature source current peak source current non-repetitive drain-source avalanche energy Tmb = 25 C tp 10 s; pulsed; Tmb = 25 C VGS = 10 V; Tj(init) = 25 C; ID = 33 A; Vsup 30 V; unclamped; tp = 0.08 ms; RGS = 50 tp 10 s; pulsed; Tmb = 25 C; see Figure 3 Tmb = 25 C; see Figure 2 Conditions 25 C Tj 150 C 25 C Tj 150 C; RGS = 20 k Min -20 -55 -55 Max 30 30 20 39 63 214 62.5 150 150 52 208 53 Unit V V V A A A W C C A A mJ
In accordance with the Absolute Maximum Rating System (IEC 60134).
Source-drain diode
Avalanche Ruggedness
PH9030L_1
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
2 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
120 Ider (%) 80
003aab757
120 Pder (%) 80
003aab937
40
40
0 0 50 100 150 Tj (C) 200
0 0 50 100 150 Tmb (C) 200
Fig 1. Normalized continuous drain current as a function of solder point temperature
103 ID (A) 102 Limit RDSon = VDS / ID
Fig 2. Normalized total power dissipation as a function of solder point temperature
003aab730
tp =10 s 100 s 1 ms
10
10 ms 100 ms
1
10-1 10-1
1
10
102 VDS (V)
103
Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage
PH9030L_1
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
3 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
5. Thermal characteristics
Table 5. Symbol Rth(j-mb) Thermal characteristics Parameter thermal resistance from junction to mounting base Conditions see Figure 4 Min Typ Max 2 Unit K/W
10 Zth(j-mb) (K/W) 1 = 0.5 0.2 0.1 10-1 0.05 0.02 single pulse
tp P
003aab731
=
tp T
t T
10-2 10-5
10-4
10-3
10-2
10-1
1 tp (s)
10
Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration
PH9030L_1
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
4 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
6. Characteristics
Table 6. Symbol V(BR)DSS VGS(th) VGSth Characteristics Parameter drain-source breakdown voltage Conditions ID = 250 A; VGS = 0 V; Tj = 25 C ID = 250 A; VGS = 0 V; Tj = -55 C Min 30 27 1.3 0.8 Typ 1.7 11.9 10 7 0.56 Max 2 2.6 1 100 100 15.8 12.5 9 100 Unit V V V V V A nA nA m m m A
Static characteristics
gate-source threshold ID = 1 mA; VDS = VGS; Tj = 25 C; see voltage Figure 6; see Figure 7 gate-source threshold ID = 1 mA; VDS = VGS; Tj = -55 C; see voltage Figure 7; see Figure 6 ID = 1 mA; VDS = VGS; Tj = 150 C; see Figure 7; see Figure 6
IDSS IGSS RDSon
drain leakage current gate leakage current drain-source on-state resistance
VDS = 30 V; VGS = 0 V; Tj = 25 C VGS = 16 V; VDS = 0 V; Tj = 25 C VGS = -16 V; VDS = 0 V; Tj = 25 C VGS = 10 V; ID = 25 A; Tj = 150 C; see Figure 8; see Figure 9 VGS = 4.5 V; ID = 25 A; Tj = 25 C; see Figure 8; see Figure 9 VGS = 10 V; ID = 25 A; Tj = 25 C; see Figure 8; see Figure 9
IDSS RG
drain leakage current internal gate resistance (AC) total gate charge gate-source charge gate-drain charge pre-threshold gate-source charge post-threshold gate-source charge gate-source plateau voltage input capacitance
VDS = 30 V; VGS = 0 V; Tj = 150 C f = 1 MHz
Dynamic characteristics QG(tot) QGS QGD QGS(th) QGS(th-pl) VGS(pl) Ciss ID = 10 A; VDS = 12 V; VGS = 4.5 V; see Figure 10; see Figure 11 ID = 10 A; VDS = 12 V; see Figure 10; see Figure 11 VDS = 12 V; VGS = 0 V; f = 1 MHz; Tj = 25 C; see Figure 12 VDS = 0 V; VGS = 0 V; f = 1 MHz; Tj = 25 C Coss Crss td(on) tr td(off) output capacitance reverse transfer capacitance turn-on delay time rise time turn-off delay time VDS = 12 V; VGS = 0 V; f = 1 MHz; Tj = 25 C; see Figure 12 VDS = 12 V; RL = 0.5 ; VGS = 4.5 V; RG(ext) = 5.6 13.3 4.8 3.2 1.8 3 2.72 1565 1839 355 186 20 41 15 nC nC nC nC nC V pF pF pF pF ns ns ns
PH9030L_1
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
5 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
Table 6. Symbol tf
Characteristics ...continued Parameter fall time Conditions VDS = 12 V; RL = 0.5 ; RL = 0.5 ; VGS = 4.5 V; RG(ext) = 5.6 IS = 25 A; VGS = 0 V; Tj = 25 C; see Figure 14 IS = 20 A; dIS/dt = -100 A/s; VGS = 0 V; VDS = 30 V Min Typ 25 Max Unit ns
Source-drain diode VSD trr Qr source-drain voltage reverse recovery time recovered charge 0.89 43 15 1.16 V ns nC
100 VGS (V) = 10 ID (A) 75 5
003aab732
10-3 ID (A) 10-4 min typ
003aab271
4.5
max
50
3.4 3.2 10-5
25 3.0 2.6 2.4 0 0 0.3 0.6 0.9 1.2 1.5 VDS (V) 10-6 0 0.5 1 1.5 2 2.5 VGS (V)
Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values
Fig 6. Sub-threshold drain current as a function of gate-source voltage
PH9030L_1
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
6 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
3 VGS(th) (V) max 2 typ 1.5 min
003aab272
25 RDSon (m) 20 VGS (V) = 3.2 3.4
003aab733
4.5 15
10 1 5
5 10
0.5
0 -60
0 0 60 120 Tj (C) 180 0 20 40 60 ID (A) 80
Fig 7. Gate-source threshold voltage as a function of junction temperature
2 a 1.6
003aab467
Fig 8. Drain-source on-state resistance as a function of drain current; typical values
VDS ID VGS(pl) 1.2 VGS(th) 0.8 VGS QGS1 0.4 QGS2 QGD QG(tot)
003aaa508
QGS
0 -60
0
60
120 Tj (C)
180
Fig 10. Gate charge waveform definitions
Fig 9. Normalized drain-source on-state resistance factor as a function of junction temperature
PH9030L_1
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
7 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
10 VGS (V) 7.5
003aab735
VDS = 12 V ID = 10 A Tj = 25 C
104
003aab737
C (pF) Ciss
5
103
2.5 Coss Crss 0 0 10 20 QG (nC) 30 102 10-1 1 10 VDS (V) 102
Fig 11. Gate-source voltage as a function of gate charge; typical values
Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values
80 IS (A) 60
003aab736
50 ID (A) 40
003aab734
VDS > ID x RDSon
30 40 20 Tj = 150 C 25 C 20 10
Tj = 150 C
25 C
0 0 1 2 3 VGS (V) 4
0 0 0.3 0.6 0.9 VSD (V) 1.2
Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values
Fig 14. Source current as a function of source-drain voltage; typical values
PH9030L_1
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
8 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
7. Package outline
Plastic single-ended surface-mounted package (LFPAK); 4 leads SOT669
E b2 L1
A c2
A2
C E1 b3
mounting base D1 H D
b4
L2
1
e
2
3
b
1/2
4
wM A c X
e
A A1 C
(A 3)
detail X L yC 0 2.5 scale 5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm A A1 A2 A3 b b2 b3 2.2 2.0 b4 0.9 0.7 c c2 D (1) D1(1) E(1) E1(1) max 5.0 4.8 3.3 3.1 e 1.27 H 6.2 5.8 L 0.85 0.40 L1 1.3 0.8 L2 1.3 0.8 w 0.25 y 0.1 8 0
1.20 0.15 1.10 0.50 4.41 0.25 1.01 0.00 0.95 0.35 3.62
0.25 0.30 4.10 4.20 0.19 0.24 3.80
Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION SOT669 REFERENCES IEC JEDEC MO-235 JEITA EUROPEAN PROJECTION ISSUE DATE 04-10-13 06-03-16
Fig 15. Package outline SOT669 (LFPAK)
PH9030L_1 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
9 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
8. Revision history
Table 7. Revision history Release date 20080729 Data sheet status Product data sheet Change notice Supersedes Document ID PH9030L_1
PH9030L_1
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
10 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
9. Legal information
9.1 Data sheet status
Product status[3] Development Qualification Production Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification.
Document status [1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]
Please consult the most recently issued document before initiating or completing a design. The term 'short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.
9.2
Definitions
Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Quick reference data -- The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.
9.3
Disclaimers
General -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
9.4
Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. TrenchMOS -- is a trademark of NXP B.V.
10. Contact information
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com
PH9030L_1
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 -- 29 July 2008
11 of 12
NXP Semiconductors
PH9030L
N-channel TrenchMOS logic level FET
11. Contents
1. 1.1 1.2 1.3 1.4 2. 3. 4. 5. 6. 7. 8. 9. 9.1 9.2 9.3 9.4 10. Product profile . . . . . . . . . . . . . . . . . . . . . . . . . . .1 General description . . . . . . . . . . . . . . . . . . . . . .1 Features and benefits . . . . . . . . . . . . . . . . . . . . .1 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . .1 Quick reference data . . . . . . . . . . . . . . . . . . . . .1 Pinning information . . . . . . . . . . . . . . . . . . . . . . .2 Ordering information . . . . . . . . . . . . . . . . . . . . . .2 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . .2 Thermal characteristics . . . . . . . . . . . . . . . . . . .4 Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . .5 Package outline . . . . . . . . . . . . . . . . . . . . . . . . . .9 Revision history . . . . . . . . . . . . . . . . . . . . . . . . .10 Legal information. . . . . . . . . . . . . . . . . . . . . . . . 11 Data sheet status . . . . . . . . . . . . . . . . . . . . . . . 11 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Contact information. . . . . . . . . . . . . . . . . . . . . . 11
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'.
(c) NXP B.V. 2008.
All rights reserved.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 29 July 2008 Document identifier: PH9030L_1

▲Up To Search▲

Price & Availability of PH9030L

	To Download PH9030L Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .