Part Number Hot Search : 
M4001 5551L MA11FBX C6H7XX HCC40 116004 S5935TFC DO204AL
Product Description
Full Text Search
 

To Download W9132XN Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  w91320n series tone/pulse dialer with handfree lock and hold functions publication release date: may 1997 - 1 - revision a2 general description the w91320n series are si-gate cmos ics that provide the necessary signals for tone or pulse dialing. the w91320n series provide one-key redial, handfree dialing, hold, redial, and lock functions. features ? dtmf/pulse switchable dialer ? 32-digit redial memory ? pulse-to-tone (*/t) keypad for long distance call operation ? uses 5 5 keyboard ? easy operation with redial, flash, pause, and */t keypads ? pause, pulse-to-tone (*/t) can be stored as a digit in memory ? 0 or 9 dialing inhibition pin for pabx system or long distance dialing lock out ? off-hook delay 300 ms in lock mode ( dp will keep low for 300 ms while off hook) ? first key-in delay 300 ms output in lock mode ? dialing rate (10, 20 pps ) selected by bonding option ? minimum tone output duration: 93 msec. ? minimum intertone pause: 93 msec. ? flash break time (73, 100, 300, 600 msec.) selectable by keypad, and the pause time is 1.0 sec. ? on-chip power-on reset ? uses 3.579545 mhz crystal or ceramic resonator ? packaged in 18, 20, or 22-pin plastic dip ? the different dialers in the w91320n series are shown in the following table: type no. replacement type no. pulse (pps) flash (ms) m/b handfree dialing lock package (pins) w91320n w91320 10 600/100/300/73 pin - - 18 w91321n w91321 20 600/100/300/73 pin - - 18 w91320an w91320a 10 600/100/300/73 pin yes - 20 w91321an w91321a 20 600/100/300/73 pin yes - 20 w91320ln w91322l 10 600/100/300/73 pin - yes 20 w91320aln w91322al 10 600/100/300/73 pin yes yes 22
w91320n series - 2 - pin configurations c4 1 2 3 4 5 6 7 8 9 10 hks dtmf mode r4 r3 r2 r1 v dd 13 18 20 19 17 16 15 14 12 11 hfo w91320an/w91321an c1 c2 c3 ss v xt xt t/p mute hfi h/p mute dp/c5 w91320aln lock c1 c2 c3 c4 ss v xt xt 1 2 3 4 5 6 7 8 9 t/p mute 10 hfi hks dtmf mode r4 r3 r2 r1 v dd 13 18 20 19 17 16 15 14 12 11 hfo nc 21 22 h/p mute dp/c5 w91320n/w91321n 1 2 3 4 5 6 7 8 9 hks dtmf mode r4 r3 r2 r1 v dd 12 18 17 16 15 14 10 11 13 c1 c2 c3 c4 ss v xt xt t/p mute h/p mute dp/c5 w91320ln lock c1 c2 c3 c4 ss v xt xt 1 2 3 4 5 6 7 8 9 t/p mute 10 hks dtmf mode r4 r3 r2 r1 v dd 13 18 20 19 17 16 15 14 12 11 h/p mute nc dp/c5
w91320n series publication release date: may 1997 - 3 - revision a2 pin description symbol 18-pin 20-pin 22-pin i/o function column- row inputs 1 ? 4 & 15 ? 18 1 ? 4 & 17 ? 20 1 ? 4 & 19 ? 22 i the keyboard inputs may be used with either the standard 5 5 keyboard or the inexpensive single contact (form a) keyboard. electronic input from a c can also be used. a valid key-in is defined as a single row being connected to a single column xt, xt 7, 8 7, 8 (8, 9, w91320ln only) 8, 9 i, o a built-in inverter provides oscillation with an inexpensive 3.579545 mhz crystal or ceramic resonator. t/p mute 99 (10, w91320ln only) 10 o the t/p mute is a conventional cmos n-channel open drain output. the output transistor is switched on during dialing sequence, one-key redial break and flash break time. otherwise, it is switched off. mode 13 15 (14, w91320ln only) 16 i pulling mode pin to v ss places the dialer in tone mode. pulling mode pin to v dd places the dialer in pulse mode. (10 pps; 20 pps for w91321n/321an m/b = 40:60) floating mode pin places the dialer in pulse mode. (10 pps; 20 pps for w91321n/321an m/b = 33.3:66.7) hks 10 12 (11, w91320ln only) 13 i hook switch input. hks = v dd : on-hook state. chip in sleeping mode, no operation. hks = v ss : off-hook state. chip is enable for normal operation. hks pin is pulled to v dd by internal resistor.
w91320n series - 4 - pin description, continued symbol 18-pin 20-pin 22-pin i/o function dp / c5 11 13 (12, w91320ln only) 14 o n-channel open drain dialing pulse output. flash key will cause dp to be active in either tone mode or pulse mode. the timing diagram for pulse mode is shown in figure 1(a, b, c, d). v dd , v ss 14, 6 16, 6 (16, 7 w91320ln only) 18, 7 i power input pins. h/p mute 55 (6, w91320ln only) 6 o the h/p mute is a conventional inverter output. during pulse dialing, flash break, one-key redial break, and hold period, this output is active high; otherwise, it remains in low state. nc - 15 (w91320ln only) 17 - no connection. dtmf 12 14 (13, w91320ln only) 15 o in pulse mode, this pin remains in low state at all time. in the tone mode, it will output a dual or single tone. detailed timing diagram for tone mode is shown in figure 2(a, b, c, d). specified actual error % output frequency r1 r2 r3 r4 c1 c2 c3 697 770 852 941 1209 1336 1477 699 766 848 948 1216 1332 1472 +0.28 -0.52 -0.47 +0.74 +0.57 -0.30 -0.34
w91320n series publication release date: may 1997 - 5 - revision a2 pin description, continued symbol 18-pin 20-pin 22-pin i/o function hfi, hfo - 10, 11 (w91320an/ 321an) 11, 12 i, o handfree control pins. the handfree control state is toggled on by a low pulse on the hfi input pin. the status of the handfree control state is described in the following table: cu rrent s tate input hfo dialing high yes on hook high low no off hook high low yes on hook off hook low yes off hook low on hook low no off hook high on hook high yes low hook sw. hfo next state hfi hfi hfi hfi pin is pulled to v dd by internal resistor. detailed timing diagrams are shown in figure 3(a, b, c). lock -5 (6, w91320ln only) 5 i the function of this terminal is to prevent "0" dialing and "9" dialing under pabx system long distance call control. when the first key input after reset is 0 or 9, all key inputs, including the 0 or 9 key, become invalid and the chip generates no output. the telephone is reinitialized by a reset. lock pin function floating normal dialing mode v dd v ss "0," "9" dialing inhibited "0" dialing inhibited
w91320n series - 6 - block diagram row column dtmf xt xt mode ram counter system clock generator location latch d/a row & column programmable counter data latch & decoder read/ write (r1 to r4, vx) (c1 to c4) t/p mute hfo control logic pulse control logic keyboard interface converter lock hks hfi dp/c5 h/p mute functional description keyboard operation c1 c2 c3 c4 dp / c5 123 r1 456f1 r2 789f2 hr3 ? /t 0 # r/p1 r r4 r/p2 r f3 f4 v x ? r/p1, r/p2: redial and pause function key, p1 is 3.6 sec. and p2 is 2.0 sec. ? ? /t: ? in tone mode and p t in pulse mode ? f1, , f4: flash keys, the flash break time of f1 = 600 ms, f2 = 100 ms, f3 = 300 ms, f4 = 73 ms ? h: hold function key ? r: one-key redial function notes: d1, ..., dn, d1', ..., dn': 0, ..., 9, */t, # r/p: r/p1 or r/p2. fn: f1, ..., f4
w91320n series publication release date: may 1997 - 7 - revision a2 normal dialing off hook (or on hook & hfi ?? ), d1 , d2 , ..., dn 1. d1, d2, , dn will be dialed out. 2. dialing length is unlimited, but redial is inhibited if length oversteps 32 digits in normal dialing. redialing 1. off hook (or on hook & hfi ?? ), d1 , d2 , ..., dn , busy, come on hook , off hook (or on hook & hfi ?? ), r/p a. the redial memory content will be dialed out. b. the r/p key can execute the redial function only as the first key-in after off-hook; otherwise, it executes pause function. c. if redialing length oversteps 32 digits, the redialing function will be inhibited. 2. off hook (or on hook & hfi ?? ), d1 , d2 , ..., dn , busy, r a. the one-key redialing function timing diagram is shown in figure 4. b. if the dialing of d1 to dn is finished, pressing the r key will cause the pulse output pin to go low for 2.2 seconds break time and 0.6 seconds pause time will automatically be added. c. if the pulses of the dialed digits d1 to dn have not finished, r will be ignored. d. the redial function by r key has no break time (2.2 sec.) if it is the first key in after off-hook. e. the r key uses the same redial buffer as the redial function by r/p1 or r/p2 key, and it is actived during normal dialing or repertory dialing. access pause off hook (or on hook & hfi ?? ), d1 , d2 , r/p , d3 , ..., dn 1. the pause function is executed in normal dialing, redial dialing, or memory dialing. 2. the pause duration of 2.0 or 3.6 seconds per pause is selected by keypad, but only one pause time can be stored in memory. 3. the detailed timing diagram for the pause function is shown in figure 5. pulse-to-tone (*/t) off hook (or on hook & hfi ?? ), d1 , d2 , ..., dn , */t , d1' , d2' , ..., dn'
w91320n series - 8 - 1. if the mode switch is set to pulse mode, then the output signal will be: d1, d2, , dn, pause (2.0 sec. or 3.6 sec.), d1', d2', , dn' (pulse) (tone ) 2. if the mode switch is set to tone mode, then the output signal will be: d1, d2, ..., dn, *, d1', d2', ..., dn' (tone) (tone) 3. the dialer remains in tone mode when the digits have been dialed out and can be reset to pulse mode only by going on-hook. 4. the pulse-to-tone function timing diagram is shown in figure 6. flash off hook (or on hook & hfi ?? ), fn 1. fn = f1, ..., f4 2. the dialer will execute flash break time of 600 ms (f1), 100 ms (f2), 300 ms (f3), or 73 ms (f4) and all the pause time is 1.0 sec. before the next digit is dialed out. 3. flash key can not be stored as a digit in memory. the flash key has the first priority among the keyboard functions. 4. the system will return to the initial state after the flash pause time is finished. 5. the flash function timing diagram is shown in figure 7. hold off hook (or on hook & hfi ?? ), h the hold function is switched on and off by a toggle switch. the keypad will be disabled when in hold mode. the function timing diagram is shown in figure 3(a, b, c). absolute maximum ratings parameter symbol rating unit dc supply voltage v dd ? v ss -0.3 to +7.0 v input/output voltage v il v ss ? 0.3 v v ih v dd +0.3 v v ol v ss ? 0.3 v v oh v dd + 0.3 v power dissipation p d 120 mw operation temperature t opr -20 to +70 c storage temperature t stg -55 to +150 c note: exposure to conditions beyond those listed under absolute maximum ratings may adversely affect the life and reliability o f the device.
w91320n series publication release date: may 1997 - 9 - revision a2 dc characteristics (v dd -v ss = 2.5v, f osc. = 3.579545 mhz, t a = 25 c, all outputs unloaded) parameter sym. conditions min. typ. max. unit operating voltage v dd - 2.0 - 5.5 v operating current i op tone, unloaded - 0.4 0.6 ma pulse, unloaded - 0.2 0.4 standby current i sb hks = v ss , no load & no key entry --15 a memory retention current i mr hks = v dd , v dd = 1.0v - - 0.2 a dtmf output voltage v to row group, r l = 5 k ? 130 150 170 mvrm s pre-emphasis col/row, v dd = 2.0 to 5.5v 12 3 db dtmf distortion thd r l = 5 k ? , v dd = 2.0 to 5.5v - -30 -23 db dtmf output dc level v tdc r l = 5 k ? , v dd = 2.0 to 5.5v 1.0 - 3.0 v dtmf output sink current i tl v to = 0.5v 0.2 - - ma dp output sink current i pl v po = 0.5v 0.5 - - ma t/p mute output sink current i tml v tmo = 0.5v 0.5 - - ma h/p mute output i hph v hpl = 2.0v 0.5 - - ma drive/sink current i hpl v hpl = 0.5v 0.5 - - ma hfo drive/sink current i hfh v hfh = 2.0v 0.5 - - ma i hfl v hfl = 0.5v 0.5 - - ma keypad input drive current i kd v i = 0.0v 30 - - a keypad input sink current i ks v i = 2.5v 200 400 - a hks i/p pull-high resistor r hk - - 300 - k ? keypad resistance r k - --5 k ?
w91320n series - 10 - ac characteristics (v dd ? v ss = 2.5v, f osc. = 3.579545 mhz, t a = 25 c, all outputs unloaded) parameter symbol conditions min. typ. max. unit key-in debounce t kid --20-ms key release debounce t krd --20-ms off-hook delay t ofd lock only - 300 - ms first key-in delay t fkd lock only - 300 - ms pre-digit-pause 1 t pdp1 mode = v dd -40 -ms 10 pps mode = floating - 33.3 - pre-digit-pause 2 t pdp2 mode = v dd -20 -ms 20 pps mode = floating - 16.7 - interdigit pause t idp 10 pps - 800 - ms (auto dialing) 20 pps - 500 - make/break ratio m:b mode = v dd - 40:60 - % mode = floating - 33.3:66.7 - tone output duration t td auto dialing - 93 - ms intertone pause t itp auto dialing - 93 - ms t fb f1 - 600 - flash break time f2 - 100 - ms f3 300 f4 - 73 - flash pause time t fp f1, f2, f3, f4 - 1.0 - s pause time t p r/p1 - 3.6 - s r/p2 - 2.0 - one-key redial break time t rb - - 2.2 - s one-key redial pause time t rp - - 600 - ms notes: 1. crystal parameters suggested for proper operation are rs < 100 ? , lm = 96 mh, cm = 0.02 pf, cn = 5 pf, cl = 18 pf, f osc . = 3.579545 mhz 0.02%. 2. crystal oscillator accuracy directly affects these times.
w91320n series publication release date: may 1997 - 11 - revision a2 timing waveforms t idp hks key in dp h/p mute t/p mute 2 b m t idp t idp t kid t idp t pdp 2 mb 4 t krd 3 < 600 ms < 300 ms t kid dtmf osc. low oscillation oscillation t pdp figure 1a. normal dialing timing diagram (pulse mode without lock function) hks key in dp h/p mute t/p mute t ofd 2 b m t idp t idp t pdp t kid t idp t pdp 2 mb 4 t kid t krd dtmf osc. low oscillation oscillation t fkd 3 < 600 ms < 300 ms figure 1b. normal dialing timing diagram (pulse mode with lock function)
w91320n series - 12 - timing waveforms, continued hks key in dp h/p mute t/p mute r/p t kid b m t idp t idp t pdp mb dtmf osc. low oscillation t idp < 600 ms t krd figure 1c. auto dialing timing diagram (pulse mode without lock function) hks key in dp h/p mute t/p mute t ofd b m t idp t idp t pdp mb dtmf osc. low oscillation r/p t kid t idp t fkd < 600 ms 300 ms figure 1d. auto dialing timing diagram (pulse mode with lock function)


▲Up To Search▲   

 
Price & Availability of W9132XN

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X