![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
original creation date: 11/03/98 last update date: 07/19/99 last major revision date: 05/06/99 mnclc410a-x rev 0a0 microcircuit data sheet fast settling, video op amp with disable general description the current-feedback clc410 is a fast-settling, wideband, monolithic op amp with fast disable/enable feature. designed for low-gain applications (av = +1 to +8), the clc410 consumes only 160mw of power (180mw max) yet provides a -3db bandwidth of 200mhz (av = +2) and 0.05% settling in 12ns (15ns max). plus, the disable feature provides fast turn-on (100ns) and turn-off (200ns). in addition, the clc410 offers both high performance and stability without compensation, even at a gain of +1. the clc410 provides a simple, high-performance solution for video switching and distribution applications, especially where analog buses benefit from use of the disable function to "multiplex" signals onto the bus. differential gain/phase of 0.01%/0.01 provide high fidelity and the 70ma output current offers ample drive capability. the clc410's fast settling, low distortion, and high drive capabilities make it an ideal adc driver. the low 160mw quiescent power consumption and very low 40mw disabled power consumption suggest use where power is critical and/or "system off" power consumption must be minimized. ns part numbers CLC410AJ-QML industry part number clc410a prime die ub1286c controlling document 5962-9060001pa processing mil-std-883, method 5004 quality conformance inspection mil-std-883, method 5005 subgrp description temp ( c) o 1 static tests at +25 2 static tests at +125 3 static tests at -55 4 dynamic tests at +25 5 dynamic tests at +125 6 dynamic tests at -55 7 functional tests at +25 8a functional tests at +125 8b functional tests at -55 9 switching tests at +25 10 switching tests at +125 11 switching tests at -55 1
microcircuit data sheet mnclc410a-x rev 0a0 features - -3db bandwidth of 200mhz - 0.05% settling in 12ns - low power, 160mw (40mw disabled) - low distortion, -60dbc at 20mhz - fast disable (200ns) - differential gain/phase: 0.01%/0.01 deg - +1 to +8 closed-loop gain range applications - video switching and distribution - analog bus driving (with disable) - low power "standby" using disable - fast, precision a/d conversion - d/a current-to-voltage conversion - if processors - high-speed communications 2 microcircuit data sheet mnclc410a-x rev 0a0 (absolute maximum ratings) (note 1) supply voltage (vs) +7v dc output current (iout) 70ma common mode input voltage (vcm) +vs differential input voltage (vid) 5v disable input voltage (d i s pin) +vs applied output voltage when disabled +vs maximum power dissipation (pd) (note 2) 1.2w lead temperature (soldering, 10 seconds) +300 c junction temperature (tj) +175 c storage temperature -65 c to +150 c thermal resistance junction -to-ambient (thetaja) tbd ceramic dip (still air) (500 lfpm) junction -to-case (thetajc) tbd ceramic dip package weight (typical) tbd ceramic dip esd tolerance (note 3) 1000v esd rating note 1: absolute maximum ratings are limits beyond which damage to the device may occur. operating ratings are conditions for which the device is functional, but do not guarantee specific performance limits. for guaranteed specifications and test conditions see the electrical characteristics. the guaranteed specifications apply only for the test conditions listed. some performance characteristics may degrade when the device is not operated under the listed test conditions. note 2: the maximum power dissipation must be derated at elevated temperatures and is dictated by tjmax (maximum junction temperature), thetaja (package junction to ambient thermal resistance), and ta (ambient temperature). the maximum allowable power dissipation at any temperature is pdmax = (tjmax - ta) / thetaja or the number given in the absolute maximum ratings, whichever is lower. note 3: human body model, 100pf discharged through 1.5k ohms. 3 microcircuit data sheet mnclc410a-x rev 0a0 recommended operating conditions supply voltage (vs) +5v dc gain range (av) +1 to +8 ambient operating temperature range (ta) -55 c to +125 c 4 mnclc410a-x rev 0a0 microcircuit data sheet electrical characteristics ac/dc parameters: electrical characteristics (the following conditions apply to all the following parameters, unless otherwise specified.) dc: vs = +5v dc, av = +2, load resistance (rl = 100ohms), feedback resistance (rf) = 250ohms, gain setting resistance (rg) = 250ohms. -55 c < ta < +125 c (note 3). symbol parameter conditions notes pin- name min max unit sub- groups +iin input bias current (noninverting) -20 +20 ua 1, 2 -36 +36 ua 3 -iin input bias current (inverting) -20 +20 ua 1 -30 +30 ua 2 -36 +36 ua 3 vio input offset voltage rs = 50 ohms -5.0 +5.0 mv 1 -9.0 +9.0 mv 2 -8.2 +8.2 mv 3 tc (+iin) average +input bias current drift 1 -100 +100 na/c 2 1 -200 +200 na/c 3 tc (-iin) average -input bias current drift 1 -100 +100 na/c 2 1 -200 +200 na/c 3 tc (vio) average offset voltage drift 1 -40 +40 uv/c 2, 3 is supply current no load 18 ma 1, 2, 3 psrr power supply rejection ratio vs+ = +4.5v to +5.0v, vs- = -4.5v to -5.0v 45 db 1, 2, 3 cmrr common mode rejection ratio vcm = +1 v 1 45 db 1, 2, 3 ssbw small signal bandwidth -3 db bandwidth, vout < 0.5 vpp 150 mhz 4 2 120 mhz 5 2 150 mhz 6 gfpl gain flatness peaking low at 0.1 mhz to 40 mhz 0.3 db 4 2 0.4 db 5, 6 gfph gain flatness peaking high at > 40 mhz 0.5 db 4 2 0.7 db 5, 6 gfr gain flatness rolloff at 0.1 mhz to 75 mhz 1 db 4 2 1.3 db 5 2 1 db 6 5 mnclc410a-x rev 0a0 microcircuit data sheet electrical characteristics ac/dc parameters: electrical characteristics (continued) (the following conditions apply to all the following parameters, unless otherwise specified.) dc: vs = +5v dc, av = +2, load resistance (rl = 100ohms), feedback resistance (rf) = 250ohms, gain setting resistance (rg) = 250ohms. -55 c < ta < +125 c (note 3). symbol parameter conditions notes pin- name min max unit sub- groups hd2 second harmonic distortion 2 vpp at 20 mhz -45 dbc 4 2 -45 dbc 5 2 -40 dbc 6 hd3 third harmonic distortion 2 vpp at 20 mhz -50 dbc 4 2 -50 dbc 5, 6 snf noise floor at > 1 mhz 1 -154 dbm (1hz) 4, 6 1 -156 dbm (1hz) 5 inv integrated noise at 1 mhz to 200 mhz 1 57 uv 1 163uv2 154uv3 vdis disable voltage to disable 1 0.5 v 1, 2, 3 ven disable voltage to enable 1 3.2 v 1 1 4.0 v 2 1 2.3 v 3 idis disable current to disable 1 250 ua 1, 2, 3 ien disable current to enable 1 60 ua 1, 2, 3 osd off isolation at 10 mhz 1 55 db 4, 5, 6 toff disable time > 50 db attenuation at 10 mhz 1 1000 ns 4, 5, 6 ton enable time 1 200 ns 4, 5, 6 trs rise and fall time 0.5 v step 1 2.4 ns 9, 10, 11 trl rise and fall time 5 v step 1 10 ns 9, 10, 11 +rin input resistance 1 100 kohm 1, 2 1 50 kohm 3 iout output current 1 50 ma 1, 2 130 ma3 6 mnclc410a-x rev 0a0 microcircuit data sheet electrical characteristics ac/dc parameters: electrical characteristics (continued) (the following conditions apply to all the following parameters, unless otherwise specified.) dc: vs = +5v dc, av = +2, load resistance (rl = 100ohms), feedback resistance (rf) = 250ohms, gain setting resistance (rg) = 250ohms. -55 c < ta < +125 c (note 3). symbol parameter conditions notes pin- name min max unit sub- groups vout output voltage swing rl = 100 ohms 2 2.8 v 4, 5 2 2.3 v 6 sr slew rate measured +1 v with +3 v step, av = +2 1 430 v/us 4, 5, 6 ts settling time 2 v step at 0.1% of the fixed value 1 13 ns 9, 10, 11 2 v step at 0.05% of the fixed value 1 15 ns 9, 10, 11 os overshoot 0.5 v step 1 10 % 9, 10 115%11 note 1: if not tested, shall be guaranteed to the limits specified in table 1 herein. note 2: group a sample tested only. note 3: the algebraic convention, whereby the most negative value is a minimum and most positive is a maximum, is used in this table. negative current shall be defined as convential current flow out of a device terminal. 7 microcircuit data sheet mnclc410a-x rev 0a0 graphics and diagrams graphics# description 07081hra3 cerdip (j), 8 lead (b/i ckt) j08arl cerdip (j), 8 lead (p/p dwg) p000416a cerdip (j), 8 lead (pinout) see attached graphics following this page. 8 n mil/aerospace operations 2900 semiconductor drive santa clara, ca 95050 1 8 2 7 3 6 4 5 clc410j 8 - lead dip top view connection diagram p000416a offset adjust v inv v non-inv -v cc n/c v out +v cc dis microcircuit data sheet mnclc410a-x rev 0a0 revision history rev ecn # rel date originator changes 0a0 m0003072 07/19/99 shaw mead initial mds release 9 |
Price & Availability of CLC410AJ-QML
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |