Part Number Hot Search : 
KTD101 SK504 ALN1585 SMBJ26A 8X350 D6D0806N MC10H601 FSU20A60
Product Description
Full Text Search
 

To Download WF2M32-XHX5 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 white electronic designs corporation ? (602) 437-1520 ? white electronic designs wf2m32-xxx5 fig. 1 pin configuration for WF2M32-XHX5 pin description i/o 8 i/o 9 i/o 10 a 14 a 16 a 11 a 0 a 18 i/o 0 i/o 1 i/o 2 we 2 cs 2 gnd i/o 11 a 10 a 9 a 15 v cc cs 1 a 19 i/o 3 i/o 15 i/o 14 i/o 13 i/o 12 oe a 17 we 1 i/o 7 i/o 6 i/o 5 i/o 4 i/o 24 i/o 25 i/o 26 a 7 a 12 a 20 a 13 a 8 i/o 16 i/o 17 i/o 18 v cc cs 4 we 4 i/o 27 a 4 a 5 a 6 we 3 cs 3 gnd i/o 19 i/o 31 i/o 30 i/o 29 i/o 28 a 1 a 2 a 3 i/o 23 i/o 22 i/o 21 i/o 20 11 22 33 44 55 66 1 12 23 34 45 56 top view block diagram 2m x 8 8 i/o 0-7 we cs 1 1 2m x 8 8 i/o 8-15 we cs 2 2 2m x 8 8 i/o 16-23 we cs 3 3 2m x 8 8 i/o 24-31 we cs 4 4 a 0 - 20 oe 2mx32 5v flash module ? commercial, industrial, and military temperature ranges ? 5 volt read and write. 5v 10% supply. ? low power cmos ? data polling and toggle bit feature for detection of program or erase cycle completion. ? supports reading or programming data to a sector not being erased. ? reset pin resets internal state machine to the read mode. ? built in decoupling caps and multiple ground pins for low noise operation, separate power and ground planes to improve noise immunity features ? access time of 90, 120, 150ns ? packaging: ? 66 pin, pga type, 1.185" square, hermetic ceramic hip (package 401). ? 68 lead, hermetic cqfp (g2u), 22.4mm (0.880") square (package 510) 3.56mm (0.140") height. designed to fit jedec 68 lead 0.990" cqfj footprint (fig. 3) ? sector architecture ? 32 equal size sectors of 64kbytes per each 2mx8 chip ? any combination of sectors can be erased. also supports full chip erase. ? minimum 100,000 write/erase cycles minimum ? organized as 2mx32 reset internally tied to vcc in the hip package for this pin configuration. see alternate pin configuration with reset tied to pin 12 for system control of reset (fig. 10, page 11). january 2004 rev.4 preliminary* * this data sheet describes a product under development, not fully characterized, and is subject to change without notice. note: for programming information refer to flash programming 16m5 application note. i/o0-31 data inputs/outputs a 0-20 address inputs we 1-4 write enables cs 1-4 chip selects oe output enable vcc power supply gnd ground
2 white electronic designs corporation ? phoenix az ? (602) 437- white electronic designs wf2m32-xxx5 fig. 2 pin configuration for wf2m32-xg2ux5 block diagram top view the wedc 68 lead g2u cqfp fills the same fit and function as the jedec 68 lead cqfj or 68 plcc. but the g2u has the tce and lead inspection advantage of the cqfp form. 2m x 8 8 i/o 0-7 2m x 8 8 i/o 8-15 2m x 8 8 i/o 16-23 2m x 8 8 i/o 24-31 a 0-20 oe r eset cs 1 cs 2 cs 3 cs 4 we 3 we 2 we 1 we 4 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 i/o 0 i/o 1 i/o 2 i/o 3 i/o 4 i/o 5 i/o 6 i/o 7 gnd i/o 8 i/o 9 i/o 10 i/o 11 i/o 12 i/o 13 i/o 14 i/o 15 v cc a 11 a 12 a 13 a 14 a 15 a 16 cs 1 oe cs 2 a 17 w e 2 w e 3 w e 4 a 18 a 19 a 20 i/o 16 i/o 17 i/o 18 i/o 19 i/o 20 i/o 21 i/o 22 i/o 23 gnd i/o 24 i/o 25 i/o 26 i/o 27 i/o 28 i/o 29 i/o 30 i/o 31 rese t a 0 a 1 a 2 a 3 a 4 a 5 cs 3 gnd cs 4 we 1 a 6 a 7 a 8 a 9 a 10 v cc 0.940" pin description i/o 0-31 data inputs/outputs a 0-20 address inputs we 1-4 write enables cs 1-4 chip selects oe output enable v cc power supply gnd ground reset reset
3 white electronic designs corporation ? (602) 437-1520 ? white electronic designs wf2m32-xxx5 absolute maximum ratings parameter symbol ratings unit voltage on any pin relative to v ss v t -2.0 to +7.0 v power dissipation p t 8w storage temperature t stg -65 to +125 c short circuit output current i os 100 ma endurance - write/erase cycles 100,000 min cycles (extended temp) data retention 20 years recommended dc operating conditions parameter symbol min typ max unit supply voltage v cc 4.5 5.0 5.5 v ground vss 0 0 0 v input high voltage vih 2.0 - v cc + 0.5 v input low voltage vil -0.5 - +0.8 v operating temperature (mil.) ta -55 - +125 c operating temperature (ind.) ta -40 - +85 c dc characteristics - cmos compatible (v cc = 5.0v, v ss = 0v, t a = -55c to +125c) notes: 1. the i cc current listed includes both the dc operating current and the frequency dependent component (@ 5mhz). the frequency component typically is less than 2ma/ mhz, with oe at v ih . 2. i cc active while embedded algorithm (program or erase) is in progress. 3. dc test conditions v il = 0.3v, v ih = vcc - 0.3v capacitance (t a = +25c, f = 1.0mhz) parameter symbol max unit oe capacitance coe 50 pf we1-4 capacitance hip (pga) cwe 20 pf hip (alternate pinout) cwe 50 pf cqfp g4t cwe 50 pf cqfp g2u cwe 20 pf g2u (alternate pinout) cwe 50 pf cs1-4 capacitance ccs 20 pf data i/o capacitance ci/o 20 pf address input capacitance cad 50 pf this parameter is guaranteed by design but not tested. parameter symbol conditions min max unit input leakage current i li v cc = 5.5, v in = gnd to v cc 10 a output leakage current i lox32 v cc = 5.5, v in = gnd to v cc 10 a v cc active current for read (1) i cc1 cs = v il , oe = v ih , f = 5mhz 160 ma v cc active current for program or erase (2) i cc2 cs = v il , oe = v ih 240 ma v cc standby current i cc3 v cc = 5.5, cs = v ih , f = 5mhz, reset = v cc 0.3v 8.0 ma output low voltage v ol i ol = 12.0 ma, v cc = 4.5 0.45 v output high voltage v oh i oh = -2.5 ma, v cc = 4.5 0.85xv cc v low v cc lock-out voltage v lko 3.2 4.2 v
4 white electronic designs corporation ? phoenix az ? (602) 437- white electronic designs wf2m32-xxx5 ac characteristics ? write/erase/program operations - we controlled (v cc = 5.0v, t a = -55c to +125c) parameter symbol -90 -120 -150 unit min max min max min max write cycle time t avav t wc 90 120 150 ns chip select setup time t elwl t cs 000 ns write enable pulse width t wlwh t wp 45 50 50 ns address setup time t avwl t as 000 ns data setup time t dvwh t ds 45 50 50 ns data hold time t whdx t dh 000 ns address hold time t wlax t ah 45 50 50 ns write enable pulse width high t whwl t wph 20 20 20 ns duration of byte programming operation (1) t whwh1 300 300 300 s sector erase (2) t whwh2 15 15 15 sec read recovery time before write t ghwl 000s vcc setup time t vcs 50 50 50 s chip programming time 44 44 44 sec chip erase time (3) 256 256 256 sec output enable hold time (4) t oeh 10 10 10 ns reset pulse width (5) t rp 500 500 500 ns notes: 1. typical value for twhwh1 is 7s. 2. typical value for t whwh2 is 1sec. 3. typical value for chip erase time is 32sec. 4. for toggle and data polling. 5. reset internally tied to vcc for the default pin configuration in the hip package. ac characteristics ? read-only operations (v cc = 5.0v, t a = -55c to +125c) parameter symbol -90 -120 -150 unit min max min max min max read cycle time t avav t rc 90 120 150 ns address access time t avqv t acc 90 120 150 ns chip select access time t elqv t ce 90 120 150 ns output enable to output valid t glqv t oe 40 50 55 ns chip select high to output high z (1) t ehqz t df 20 30 35 ns output enable high to output high z (1) t ghqz t df 20 30 35 ns output hold from addresses, cs or oe change, t axqx t oh 000ns whichever is first rst low to read mode (1,2) t ready 20 20 20 s 1. guaranteed by design, not tested. 2. reset internally tied to vcc for the default pin configuration in the hip package.
5 white electronic designs corporation ? (602) 437-1520 ? white electronic designs wf2m32-xxx5 ac characteristics ? write/erase/program operations,cs controlled (v cc = 5.0v, v ss = 0v, t a = -55c to +125c) fig. 3 ac test circuit ac test conditions notes: v z is programmable from -2v to +7v. i ol & i oh programmable from 0 to 16ma. tester impedance z0 = 75 y. vz is typically the midpoint of v oh and v ol . i ol & i oh are adjusted to simulate a typical resistive load circuit. ate tester includes jig capacitance. parameter typ unit input pulse levels v il = 0, v ih = 3.0 v input rise and fall 5 ns input and output reference level 1.5 v output timing reference level 1.5 v i current source d.u.t. c = 50 pf eff i ol v 1.5v (bipolar suppl y) z current source oh parameter symbol -90 -120 -150 unit min max min max min max write cycle time t avav t wc 90 120 150 ns write enable setup time t wlel t ws 000ns chip select pulse width t eleh t cp 45 50 50 ns address setup time t avel t as 000ns data setup time t dveh t ds 45 50 50 ns data hold time t ehdx t dh 000ns address hold time t elax t ah 45 50 50 ns chip select pulse width high t ehel t cph 20 20 20 ns duration of byte programming operation (1) t whwh1 300 300 300 s sector erase time (2) t whwh2 15 15 15 sec read recovery time t ghel 000s chip programming time 44 44 44 sec chip erase time (3) 256 256 256 sec output enable hold time (4) t oeh 10 10 10 ns notes: 1. typical value for twhwh1 is 7s. 2. typical value for t whwh2 is 1sec. 3. typical value for chip erase time is 32sec. 4. for toggle and data polling. fig. 4 reset timing diagram reset t rp t ready
6 white electronic designs corporation ? phoenix az ? (602) 437- white electronic designs wf2m32-xxx5 fig. 5 ac waveforms for read operations addresses cs oe we outputs high z addresses stable t oe t rc output valid t ce t acc t oh high z t df
7 white electronic designs corporation ? (602) 437-1520 ? white electronic designs wf2m32-xxx5 notes: 1. pa is the address of the memory location to be programmed. 2. pd is the data to be programmed at byte address. 3. d 7 is the output of the complement of the data written to each chip. 4. d out is the output of the data written to the device. 5. figure indicates last two bus cycles of four bus cycle sequence. fig. 6 write/erase/program operation, we controlled a ddresses cs oe we data 5.0 v 5555h pa pa t wc t cs pd d 7 d out t ah t wph t dh t ds data polling t as t rc t wp a0h t oe t d f t o h t ce t ghwl t whwh1
8 white electronic designs corporation ? phoenix az ? (602) 437- white electronic designs wf2m32-xxx5 fig. 7 ac waveforms chip/sector erase operations note: 1. sa is the sector address for sector erase. a ddresses cs oe we data v cc 5555h 2aaah 2aaah sa 5555h 5555h t wp t cs t vcs 10h/30h 55h 80h 55h aah aah t ah t ghwl t wph t dh t ds t as
9 white electronic designs corporation ? (602) 437-1520 ? white electronic designs wf2m32-xxx5 fig. 8 ac waveforms for data polling during embedded algorithm operations cs oe we t oe t ce t ch t oh d7 d7 = valid data high z d0-d6 = invalid d0-d7 valid data t df d7 d0-d6 t oeh t whwh 1 or 2 data
10 white electronic designs corporation ? phoenix az ? (602) 437- white electronic designs wf2m32-xxx5 notes: 1. pa represents the address of the memory location to be programmed. 2. pd represents the data to be programmed at byte address. 3. d7 is the output of the complement of the data written to each chip. 4. d out is the output of the data written to the device. 5. figure indicates the last two bus cycles of a four bus cycle sequence. a ddresses we oe cs data 5.0 v 5555h pa pa t wc t ws pd d 7 d out t ah t cph t cp t dh t ds data polling t as t ghel a0h t whwh1 fig. 9 alternate cs controlled programming operation timings
11 white electronic designs corporation ? (602) 437-1520 ? white electronic designs wf2m32-xxx5 fig. 10 alternate pin configuration for wf2m32i-xhx5 pin description i/o 0-31 data inputs/outputs a 0-20 address inputs we write enable cs 1-4 chip selects oe output enable v cc power supply gnd ground reset reset i/o 8 i/o 9 i/o 10 a 14 a 16 a 11 a 0 a 18 i/o 0 i/o 1 i/o 2 reset cs 2 gnd i/o 11 a 10 a 9 a 15 v cc cs 1 a 19 i/o 3 i/o 15 i/o 14 i/o 13 i/o 12 oe a 17 we i/o 7 i/o 6 i/o 5 i/o 4 i/o 24 i/o 25 i/o 26 a 7 a 12 nc a 13 a 8 i/o 16 i/o 17 i/o 18 v cc cs 4 nc i/o 27 a 4 a 5 a 6 a 20 cs 3 gnd i/o 19 i/o 31 i/o 30 i/o 29 i/o 28 a 1 a 2 a 3 i/o 23 i/o 22 i/o 21 i/o 20 11 22 33 44 55 66 1 12 23 34 45 56 top view block diagram 2m x 8 8 i/o 0-7 cs 1 2m x 8 8 i/o 8-15 cs 2 2m x 8 8 i/o 16-23 cs 3 2m x 8 8 i/o 24-31 cs 4 a 0 - 20 oe we r eset pin description fig. 11 alternate pin configuration for wf2m32u-xg2ux5 block diagram top view the wedc 68 lead g2u cqfp fills the same fit and function as the jedec 68 lead cqfj or 68 plcc. but the g2u has the tce and lead inspection advantage of the cqfp form. 2m x 8 8 i/o 0-7 2m x 8 8 i/o 8-15 2m x 8 8 i/o 16-23 2m x 8 8 i/o 24-31 a 0-20 oe r eset cs we 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 i/o 0 i/o 1 i/o 2 i/o 3 i/o 4 i/o 5 i/o 6 i/o 7 gnd i/o 8 i/o 9 i/o 10 i/o 11 i/o 12 i/o 13 i/o 14 i/o 15 v cc a 11 a 12 a 13 a 14 a 15 a 16 cs oe nc a 17 nc nc nc a 18 a 19 a 20 i/o 16 i/o 17 i/o 18 i/o 19 i/o 20 i/o 21 i/o 22 i/o 23 gnd i/o 24 i/o 25 i/o 26 i/o 27 i/o 28 i/o 29 i/o 30 i/o 31 rese t a 0 a 1 a 2 a 3 a 4 a 5 nc gnd nc we a 6 a 7 a 8 a 9 a 10 v cc i/o 0-31 data inputs/outputs a 0-20 address inputs we write enable cs chip select oe output enable v cc power supply gnd ground reset reset 0.940"
12 white electronic designs corporation ? phoenix az ? (602) 437- white electronic designs wf2m32-xxx5 package 401: 66 pin, pga type, ceramic hex-in-line package, hip (h) 30.1 (1.185) 0.38 (0.015) sq 25.4 (1.0) ty p 15.24 (0.600) typ 0.76 (0.030) 0.1 (0.005) 6.22 (0.245) max 3.81 (0.150) 0.1 (0.005) 2.54 (0.100) typ 25.4 (1.0) typ 1.27 (0.050) 0.1 (0.005) 1.27 (0.050) typ dia 0.46 (0.018) 0.05 (0.002) dia pin 1 identifier square pad on bottom all linear dimensions are millimeters and parenthetically in inches
13 white electronic designs corporation ? (602) 437-1520 ? white electronic designs wf2m32-xxx5 package 510: 68 lead, ceramic quad flat pack, cqfp (g2u) all linear dimensions are millimeters and parenthetically in inches 0.940" typ the wedc 68 lead g2u cqfp fills the same fit and function as the jedec 68 lead cqfj or 68 plcc. but the g2u has the tce and lead inspection advantage of the cqfp form.
14 white electronic designs corporation ? phoenix az ? (602) 437- white electronic designs wf2m32-xxx5 ordering information lead finish: blank = gold plated leads a = solder dip leads v pp programming voltage 5 = 5 v device grade: q = compliant -55c to +125c m = military -55c to +125c i = industrial -40c to +85c c = commercial 0c to +70c package type: h = ceramic hex in line package, hip (package 401) g2u = 22.4mm ceramic quad flat pack, cqfp (package 510) access time (ns) improvement mark ? for hip package blank = 4cs and 4we i = 4cs and 1we, reset ? for g2u package blank = 4cs and 4we u = 1cs and 1we organization, 2m x 32 user configurable as 4m x 16 or 8m x 8 (except wf2m32u-xg2ux which is 32 bit wide only.) flash white electronic designs corp. w f 2m32 x - xxx x x 5 x


▲Up To Search▲   

 
Price & Availability of WF2M32-XHX5

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X