 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| this is information on a product in full production. july 2012 doc id 022265 rev 3 1/105 1 stm32f051x4 stm32f051x6 stm32f051x8 low- and medium-density advanc ed arm?-based 32-bit mcu with 16 to 64 kbytes flash, timers , adc, dac and comm. interfaces datasheet ? production data features core: arm 32-bit cortex?-m0 cpu, frequency up to 48 mhz memories ? 16 to 64 kbytes of flash memory ? 8 kbytes of sram with hw parity checking crc calculation unit reset and power management ? voltage range: 2.0 v to 3.6 v ? power-on/power down reset (por/pdr) ? programmable voltage detector (pvd) ? low power modes: sleep, stop, standby ?v bat supply for rtc and backup registers clock management ? 4 to 32 mhz crystal oscillator ? 32 khz oscillator for rtc with calibration ? internal 8 mhz rc with x6 pll option ? internal 40 khz rc oscillator up to 55 fast i/os ? all mappable on external interrupt vectors ? up to 36 i/os with 5 v tolerant capability 5-channel dma controller 1 12-bit, 1.0 s adc (up to 16 channels) ? conversion range: 0 to 3.6v ? separate analog supply from 2.4 up to 3.6 one 12-bit d/a converter two fast low-power analog comparators with programmable input and output up to 18 capacitive sensing channels supporting touchkey, li near and rotary touch sensors up to 11 timers ? one 16-bit 7-channel advanced-control timer for 6 channels pwm output, with deadtime generation and emergency stop ? one 32-bit and one 16-bit timer, with up to 4 ic/oc, usable for ir control decoding ? one 16-bit timer, with 2 ic/oc, 1 ocn, deadtime generation and emergency stop ? two 16-bit timers, each with ic/oc and ocn, deadtime generation, emergency stop and modulator gate for ir control ? one 16-bit timer with 1 ic/oc ? independent and system watchdog timers ? systick timer: 24-bit downcounter ? one 16-bit basic timer to drive the dac calendar rtc with alarm and periodic wakeup from stop/standby communication interfaces ? up to two i 2 c interfaces; one supporting fast mode plus (1 mbit/s) with 20 ma current sink, smbus/pmbus, and wakeup from stop ? up to two usarts supporting master synchronous spi and modem control; one with iso7816 interface, lin, irda capability, auto baud rate detection and wakeup feature ? up to two spis (18 mbit/s) with 4 to 16 programmable bit frame, 1 with i 2 s interface multiplexed ? hdmi cec interface, wakeup on header reception serial wire debug (swd) 96-bit unique id table 1. device summary reference part number stm32f051x4 stm32f051k4, stm32f051c4, stm32f051r4 stm32f051x6 stm32f051k6, stm32f051c6, stm32f051r6 stm32f051x8 stm32f051c8, stm32f051r8, STM32F051K8 lqfp64 10x10 mm ufqfpn32 5x5 mm lqfp48 7x7 mm lqfp32 7x7 mm www.st.com
contents stm32f051x 2/105 doc id 022265 rev 3 contents 1 introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3 functional overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.1 arm? cortextm-m0 core with embedded flash and sram . . . . . . . . . 12 3.2 memories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.3 boot modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 3.4 cyclic redundancy check calculation unit (crc) . . . . . . . . . . . . . . . . . . . 13 3.5 power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.5.1 power supply schemes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.5.2 power supply supervisors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.5.3 voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.5.4 low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.6 clocks and startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.7 general-purpose inputs/outputs (gpios) . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.8 direct memory access controller (dma) . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.9 interrupts and events . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.9.1 nested vectored interrupt controller (nvic) . . . . . . . . . . . . . . . . . . . . . . 16 3.9.2 extended interrupt/event controller (exti) . . . . . . . . . . . . . . . . . . . . . . . 16 3.10 analog to digital converter (adc) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 3.10.1 temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.10.2 internal voltage reference (v refint ) . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 3.10.3 v bat battery voltage monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 3.11 digital-to-analog converter (dac) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 3.12 comparators (comp) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 3.13 touch sensing controller (tsc) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 3.14 timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 3.14.1 advanced-control timer (tim1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 3.14.2 general-purpose timers (tim2..3, tim14..17) . . . . . . . . . . . . . . . . . . . . 21 3.14.3 basic timer tim6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 3.14.4 independent watchdog (iwdg) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 3.14.5 system window watchdog (wwdg) . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 stm32f051x contents doc id 022265 rev 3 3/105 3.14.6 systick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 3.15 real-time clock (rtc) and backup registers . . . . . . . . . . . . . . . . . . . . . . 22 3.16 inter-integrated circuit interfaces (i 2 c) . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 3.17 universal synchronous/asynchronous receiver transmitters (usart) . . . 24 3.18 serial peripheral interface (spi)/inter-integrated sound interfaces (i 2 s) . 24 3.19 high-definition multimedia interface (hdmi) - consumer electronics control (cec) 25 3.20 serial wire debug port (sw-dp) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 4 pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 5 memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 6 electrical characteristi cs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 6.1 parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 6.1.1 minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 6.1.2 typical values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 6.1.3 typical curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 6.1.4 loading capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 6.1.5 pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 6.1.6 power supply scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 6.1.7 current consumption measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 6.2 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 6.3 operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 6.3.1 general operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 6.3.2 operating conditions at power-up / power-down . . . . . . . . . . . . . . . . . . 43 6.3.3 embedded reset and power control block characteristics . . . . . . . . . . . 43 6.3.4 embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 6.3.5 supply current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 6.3.6 external clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 6.3.7 internal clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 6.3.8 pll characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 6.3.9 memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 6.3.10 emc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 6.3.11 electrical sensitivity characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 6.3.12 i/o current injection characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 6.3.13 i/o port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 contents stm32f051x 4/105 doc id 022265 rev 3 6.3.14 nrst pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 6.3.15 12-bit adc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 6.3.16 dac electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 6.3.17 comparator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81 6.3.18 temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 6.3.19 v bat monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 6.3.20 timer characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 6.3.21 communication interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 7 package characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 7.1 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91 7.2 thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99 7.2.1 reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 7.2.2 selecting the product temperature range . . . . . . . . . . . . . . . . . . . . . . . 100 8 part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 9 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 stm32f051x list of tables doc id 022265 rev 3 5/105 list of tables table 1. device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 table 2. stm32f051x family device features and peripheral counts . . . . . . . . . . . . . . . . . . . . . . . . 10 table 3. temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 table 4. temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 table 5. capacitive sensing gpios available on stm32f051x devices . . . . . . . . . . . . . . . . . . . . . 19 table 6. no. of capacitive sensing channels available on stm32f051x devices. . . . . . . . . . . . . . . 19 table 7. timer feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 8. comparison of i2c analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 9. stm32f051x i 2 c implementation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 10. stm32f051x usart implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 table 11. stm32f051x spi/i2s implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 12. legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 13. pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 14. alternate functions selected through gpioa_afr registers for port a . . . . . . . . . . . . . . . 33 table 15. alternate functions selected through gpioa_afr registers for port b . . . . . . . . . . . . . . . 34 table 16. stm32f051x peripheral register boundary addresses. . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 table 17. voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 table 18. current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 table 19. thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 table 20. general operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 table 21. operating conditions at power-up / power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 table 22. embedded reset and power control block characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 43 table 23. programmable voltage detector characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 table 24. embedded internal reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 4 table 25. typical and maximum current consumption from v dd supply at vdd = 3.6 v . . . . . . . . . . 46 table 26. typical and maximum current consumption from the v dda supply . . . . . . . . . . . . . . . . . . 47 table 27. typical and maximum v dd consumption in stop and standby modes . . . . . . . . . . . . . . . 48 table 28. typical and maximum v dda consumption in stop and standby modes . . . . . . . . . . . . . . 49 table 29. typical and maximum current consumption from v bat supply. . . . . . . . . . . . . . . . . . . . . . 49 table 30. typical current consumption in run mode, code with data processing running from flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 table 31. typical current consumption in sleep mode, code running from flash or ram . . . . . . . . . 51 table 32. switching output i/o current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 table 33. peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 table 34. high-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 table 35. low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 table 36. hse oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 table 37. lse oscillator characteristics (f lse = 32.768 khz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60 table 38. hsi oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 table 39. hsi14 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62 table 40. lsi oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62 table 41. low-power mode wakeup timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 table 42. pll characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63 table 43. flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 table 44. flash memory endurance and data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 table 45. ems characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 table 46. emi characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 table 47. esd absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66 list of tables stm32f051x 6/105 doc id 022265 rev 3 table 48. electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 table 49. i/o current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 table 50. i/o static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68 table 51. output voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72 table 52. i/o ac characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73 table 53. nrst pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 table 54. adc characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 table 55. r ain max for f adc = 14 mhz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 table 56. adc accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 table 57. dac characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 table 58. comparator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81 table 59. ts characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 table 60. v bat monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 table 61. timx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 table 62. iwdg min/max timeout period at 40 khz (lsi) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 table 63. wwdg min-max timeout value @48 mhz (pclk). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 table 64. i 2 c characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 table 65. i2c analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 table 66. spi characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 table 67. i 2 s characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 table 68. lqfp64 ? 10 x 10 mm 64 pin low-profile quad flat package mechanical data . . . . . . . . . . 92 table 69. lqfp48 ? 7 x 7mm, 48-pin low-profile quad flat package mechanical data. . . . . . . . . . . . 94 table 70. lqfp32 7 x 7mm 32-pin low-profile quad flat package mechanical data. . . . . . . . . . . . . . 96 table 71. ufqfpn32 - 32-lead ultra thin fine pitch quad flat no-lead package (5 x 5), package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98 table 72. package thermal characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 table 73. ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 table 74. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103 stm32f051x list of figures doc id 022265 rev 3 7/105 list of figures figure 1. block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 figure 2. clock tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 3. lqfp64 64-pin package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 figure 4. lqfp48 48-pin package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 figure 5. lqfp32 32-pin package pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 figure 6. ufqfpn32 32-pin package pinout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 figure 7. stm32f051x memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 figure 8. pin loading conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 figure 9. pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 figure 10. power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 figure 11. current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 figure 12. high-speed external clock source ac timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 figure 13. low-speed external clock source ac timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 figure 14. typical application with an 8 mhz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 figure 15. typical application with a 32.768 khz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 figure 16. tc and tta i/o input characteristics - cmos port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 figure 17. tc and tta i/o input characteristics - ttl port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 figure 18. five volt tolerant (ft and ftf) i/o input characteristics - cmos port. . . . . . . . . . . . . . . . . 71 figure 19. five volt tolerant (ft and ftf) i/o input characteristics - ttl port . . . . . . . . . . . . . . . . . . . 71 figure 20. i/o ac characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74 figure 21. recommended nrst pin protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75 figure 22. adc accuracy characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 figure 23. typical connection diagram using the adc . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 figure 24. 12-bit buffered /non-buffered dac . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 figure 25. i 2 c bus ac waveforms and measurement circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 figure 26. spi timing diagram - slave mode and cpha = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87 figure 27. spi timing diagram - slave mode and cpha = 1 (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 figure 28. spi timing diagram - master mode (1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88 figure 29. i2s slave timing diagram (philips protocol). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 figure 30. i2s master timing diagram (ph ilips protocol) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 figure 31. lqfp64 ? 10 x 10 mm 64 pin low-profile quad flat package outline . . . . . . . . . . . . . . . . . 92 figure 32. lqfp64 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93 figure 33. lqfp48 ? 7 x 7mm, 48-pin low-profile quad flat package outline . . . . . . . . . . . . . . . . . . . 94 figure 34. lqfp48 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95 figure 35. lqfp32 7 x 7mm 32-pin low-profile quad flat package outline . . . . . . . . . . . . . . . . . . . . . 96 figure 36. lqfp32 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 figure 37. ufqfpn32 - 32-lead ultra thin fine pitch quad flat no-lead package outline (5 x 5). . . . . . 98 figure 38. ufqfpn32 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99 figure 39. lqfp64 p d max vs. t a . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101 introduction stm32f051x 8/105 doc id 022265 rev 3 1 introduction this datasheet provides the ordering information and mechanical device characteristics of the stm32f051x microcontrollers. this stm32f051x4, stm32f051x6, and stm32f051x8 datasheet should be read in conjunction with the stm32f0xxxx reference ma nual (rm0091). the re ference manual is available from the stmicroelectronics website www.st.com. for information on the arm cortex?-m0 core, please refer to the cortex?-m0 technical reference manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0432c/index.html. stm32f051x description doc id 022265 rev 3 9/105 2 description the stm32f051x family incorporates the high-performance arm cortex?-m0 32-bit risc core operating at a 48 mhz frequency, high-speed embedded memories (flash memory up to 64 kbytes and sram up to 8 kbytes), and an extensive range of enhanced peripherals and i/os. all devices offer standard communication interfaces (up to two i 2 cs, two spis, one i2s, one hdmi cec, and up to two usarts), one 12-bit adc, one 12-bit dac, up to five general-purpose 16-bit timers, a 32-bit timer and an advanced-control pwm timer. the stm32f051x family operates in the -40 to +85 c and -40 to +105 c temperature ranges, from a 2.0 to 3.6 v power supply. a comprehensive set of power-saving modes allows the design of low-power applications. the stm32f051x family includes devices in four different packages ranging from 32 pins to 64 pins. depending on the device chosen, different sets of peripherals are included. the description below provides an overview of the complete range of peripherals proposed in this family. these features make the stm32f051x microcontroller family suitable for a wide range of applications such as application control and user interfaces, handheld equipment, a/v receivers and digital tv, pc peripherals, gaming and gps platforms, industrial applications, plcs, inverters, printers, scanners, alarm systems, video intercoms, and hvacs. description stm32f051x 10/105 doc id 022265 rev 3 table 2. stm32f051x family device features and peripheral counts peripheral stm32f051kx st m32f051cx stm32f051rx flash (kbytes) 16 32 64 16 32 64 16 32 64 sram (kbytes) 484848 timers advanced control 1 (16-bit) general purpose 5 (16-bit) 1 (32-bit) basic 1 (16-bit) comm. interfaces spi [i2s] (1) 1[1] (2) 1[1] (2) 2[1] 1[1] (2) 2[1] i 2 c1 (3) 1 (3) 21 (3) 2 usart 1 (4) 21 (4) 21 (4) 2 cec 1 12-bit synchronized adc (number of channels) 1 (10 ext. + 3 int.) 1 (16 ext. + 3 int.) gpios 25 (on lqfp32) 27 (on ufqfpn32) 39 55 capacitive sensing channels 13 (on lqfp32) 14 (on ufqfpn32) 17 18 12-bit dac (number of channels) 1 (1) analog comparator 2 max. cpu frequency 48 mhz operating voltage 2.0 to 3.6 v operating temperature ambient operating temperature: -40 c to 85 c / -40 c to 105 c junction temperature: -40 c to 125 c packages lqfp32 ufqfpn32 lqfp48 lqfp64 1. the spi1 interface can be used either in spi mode or in i2s audio mode. 2. spi2 is not present 3. i2c2 is not present 4. usart2 is not present stm32f051x description doc id 022265 rev 3 11/105 figure 1. block diagram 0 ! ; = % 8 4 ) 4 . 6 ) # b i t ! $ # ! $ i n p u t s 3 7 # , + 3 7 $ ! 4 . 2 3 4 6 $ $ t o 6 ! & ! ( " 3 2 ! - 7 + 5 0 6 3 3 3 # , 3 $ ! ) # 6 $ $ ! ' 0 $ - ! c h a n n e l s 8 4 ! , / 3 # - ( z 8 4 ! , k ( z / 3 # ? ) . 0 & / 3 # ? / 5 4 0 & / 3 # ? / 5 4 0 # / 3 # ? ) . 0 # ! ( " 0 # , + ( # , + ! 0 " 0 # , + a s ! & & , ! 3 ( 6 / , 4 2 % ' 6 4 / 6 6 $ $ 0 / 7 % 2 2 4 # i n t e r f a c e a s ! & " u s - a t r i x b i t s ) n t e r f a c e + " 2 4 # # / 2 4 % 8 - # 0 5 f ( # , + - ( z o b l f l a s h 3 0 ) " a c k u p r e g 3 # , 3 $ ! 3 - " a l ) # a s ! & 4 e m p s e n s o r 6 3 3 ! c h a n n e l s c o m p l c h a n n e l s " 2 + % 4 2 i n p u t a s ! & c h % 4 2 a s ! & & # , + 0 o w e r ) 7 7 $ ' 6 $ $ 6 3 7 0 / 2 0 $ 2 3 5 0 0 , 9 6 $ $ ! 6 $ $ ! 6 $ $ ! 6 " ! 4 6 t o 6 2 8 4 8 # 4 3 2 4 3 # + a s ! & 2 8 4 8 # 4 3 2 4 3 # + a s ! & . 6 ) # 3 0 ) ) 3 ) & # o n t r o l l e r 6 $ $ ! 3 5 0 % 2 6 ) 3 ) / . 0 6 $ 2 e s e t ) n t 6 $ $ ! 0 " 0 / 2 4 ! - 0 % 2 2 4 # 2 % 3 % 4 # , / # + # / . 4 2 / , ! $ # # , + 0 , , b i t $ ! # ) & ) & ) & 6 $ $ ! $ ! # ? / 5 4 a s ! & 4 ) - % 2 ! , ! 2 - / 5 4 3 e r i a l 7 i r e $ e b u g # % # # , + - ) 3 / - # + 0 " ; = 0 # ; = 0 $ 0 & ; = c h a n n e l s c h % 4 2 a s ! & c h a n n e l a s ! & 6 $ $ + " ( $ - ) # % # # % # a s ! & 2 # ( 3 - ( z 5 3 ! 2 4 # , + c h a n n e l c o m p l " 2 + a s ! & c h a n n e l c o m p l " 2 + a s ! & c o m p l " 2 + a s ! & c o n t r o l l e r 3 2 ! - # 2 # 4 o u c h 3 e n s i n g # o n t r o l l e r ' 0 # o m p a r a t o r ' 0 # o m p a r a t o r ) . 0 5 4 / 5 4 0 5 4 3 9 3 # & ' ) & g r o u p s o f c h a n n e l s ! n a l o g s w i t c h e s 6 $ $ ! m ! f o r & - ) 2 ? / 5 4 a s ! & $ " ' - # 5 ! ( " d e c o d e r 3 9 . # - 3 6 4 ) - % 2 4 ) - % 2 4 ) - % 2 4 ) - % 2 4 ) - % 2 4 ) - % 2 4 ) - % 2 5 3 ! 2 4 5 3 ! 2 4 ' 0 ) / p o r t ! ' 0 ) / p o r t " ' 0 ) / p o r t # ' 0 ) / p o r t $ ' 0 ) / p o r t & - / 3 ) - ) 3 / 3 # + . 3 3 a s ! & 2 # ( 3 - ( z 2 # , 3 3 # + # + ) . 0 5 4 a s ! & - / 3 ) 3 $ . 3 3 7 3 a s ! & 7 7 $ ' 0 & ; = functional overview stm32f051x 12/105 doc id 022265 rev 3 3 functional overview 3.1 arm ? cortex tm -m0 core with embedded flash and sram the arm cortex?-m0 processor is the latest generation of arm processors for embedded systems. it has been developed to provide a low-cost platform that meets the needs of mcu implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts. the arm cortex?-m0 32-bit risc processor features exceptional code-efficiency, delivering the high-performance expected from an arm core in the memory size usually associated with 8- and 16-bit devices. the stm32f051x family has an embedded arm core and is therefore compatible with all arm tools and software. figure 1 shows the general block diagram of the device family. 3.2 memories the device has the following features: up to 8 kbytes of embedded sram accessed (read/write) at cpu clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail- critical applications. the non-volatile memory is divided into two arrays: ? 16 to 64 kbytes of embedded flash memory for programs and data ?option bytes the option bytes are used to write-protect the memory (with 4 kb granularity) and/or readout-protect the whole memory with the following options: ? level 0: no readout protection ? level 1: memory readout protection, the flash memory cannot be read from or written to if either debug features are connected or boot in ram is selected ? level 2: chip readout protection, debug features (cortex-m0 serial wire) and boot in ram selection disabled 3.3 boot modes at startup, the boot pin and boot selector option bit are used to select one of three boot options: boot from user flash boot from system memory boot from embedded sram the boot loader is located in system memory. it is used to reprogram the flash memory by using usart1. stm32f051x functional overview doc id 022265 rev 3 13/105 3.4 cyclic redundancy check calculation unit (crc) the crc (cyclic redundancy check) calculation unit is used to get a crc code from a 32-bit data word and a crc-32 (ethernet) polynomial. among other applications, crc-based techniques are used to verify data transmission or storage integrity. in the scope of the en/iec 60335-1 standard, they offer a means of verifying the flash memory integrity. the crc ca lculation unit helps co mpute a signature of the software during runtime, to be compared with a reference signature generated at link- time and stored at a given memory location. 3.5 power management 3.5.1 power supply schemes v dd = 2.0 to 3.6 v: external power supply for i/os and the internal regulator. provided externally through v dd pins. v dda = 2.0 to 3.6 v: external analog power supply for adc, reset blocks, rcs and pll (minimum voltage to be applied to v dda is 2.4 v when the adc and dac are used). the v dda voltage level must be always greater or equal to the v dd voltage level and must be provided first. v bat = 1.65 to 3.6 v: power supply for rtc, external clock 32 khz oscillator and backup registers (through power switch) when v dd is not present. for more details on how to connect power pins, refer to figure 10: power supply scheme . 3.5.2 power supply supervisors the device has integrated power-on reset (por) and power-down reset (pdr) circuits. they are always active, and ensure proper operation above a threshold of 2 v. the device remains in reset mode when the monitored supply voltage is below a specified threshold, v por/pdr , without the need for an external reset circuit. the por monitors only the v dd supply voltage. during the startup phase it is required that v dda should arrive first and be greater than or equal to v dd . the pdr monitors both the v dd and v dda supply voltages, however the v dda power supply supervisor can be disabled (by programming a dedicated option bit) to reduce the power consumption if the application design ensures that v dda is higher than or equal to v dd . the device features an embedded programmable voltage detector (pvd) that monitors the v dd power supply and compares it to the v pvd threshold. an interrupt can be generated when v dd drops below the v pvd threshold and/or when v dd is higher than the v pvd threshold. the interrupt service routine can then generate a warning message and/or put the mcu into a safe state. the pvd is enabled by software. functional overview stm32f051x 14/105 doc id 022265 rev 3 3.5.3 voltage regulator the regulator has three operating modes: main (mr), low power (lpr) and power down. mr is used in normal operating mode (run) lpr can be used in stop mode where the power demand is reduced power down is used in standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing ze ro consumption (but the contents of the registers and sram are lost) this regulator is always enabled after reset. it is disabled in standby mode, providing high impedance output. 3.5.4 low-power modes the stm32f051x family supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources: sleep mode in sleep mode, only the cpu is stopped. all peripherals continue to operate and can wake up the cpu when an interrupt/event occurs. stop mode stop mode achieves very low power consumption while retaining the content of sram and registers. all clocks in the 1.8 v domain are stopped, the pll, the hsi rc and the hse crystal oscillators are di sabled. the voltage regulator can also be put either in normal or in low power mode. the device can be woken up from stop mode by any of the exti lines. the exti line source can be one of the 16 external lines, the pvd output, rtc alarm, compx, i2c1, usart1 or the cec. the i2c1, usart1 and the cec can be config ured to enable the hsi rc oscillator for processing incoming data. if this is used, the voltage regulator should not be put in the low-power mode but kept in normal mode. standby mode the standby mode is used to achieve the lowest power consumption. the internal voltage regulator is switched off so that the entire 1.8 v domain is powered off. the pll, the hsi rc and the hse crystal oscillators are also switched off. after entering standby mode, sram and register contents are lost except for registers in the backup domain and standby circuitry. the device exits standby mode when an external reset (nrst pin), a iwdg reset, a rising edge on the wkup pins, or an rtc alarm occurs. note: the rtc, the iwdg, and the corresponding clock sources are not stopped by entering stop or standby mode. 3.6 clocks and startup system clock selection is performed on startup, however the internal rc 8 mhz oscillator is selected as default cpu clock on reset. an ex ternal 4-32 mhz clock can be selected, in which case it is monitored for failure. if failure is detected, the system automatically switches back to the internal rc oscillato r. a software interrupt is genera ted if enabled. similarly, full interrupt management of the pll clock entry is available when necessary (for example on failure of an indirectly used extern al crystal, resonator or oscillator). stm32f051x functional overview doc id 022265 rev 3 15/105 several prescalers allow the application to configure the frequency of the ahb and the apb domains. the maximum frequency of t he ahb and the apb domains is 48 mhz. figure 2. clock tree 3.7 general-purpose in puts/outputs (gpios) each of the gpio pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. most of the gpio pins are shared with digital or analog alternate functions. - ( z ( 3 % / 3 # / 3 # ? ) . / 3 # ? / 5 4 / 3 # ? ) . / 3 # ? / 5 4 - ( z ( 3 ) 2 # t o ) 7 $ ' 0 , , x x x 0 , , - 5 , - # / - a i n c l o c k o u t p u t ! ( " 0 , , # , + ( 3 ) ( 3 % ! 0 " p r e s c a l e r ! $ # 0 r e s c a l e r ( # , + 0 , , # , + t o ! ( " b u s c o r e m e m o r y a n d $ - ! t o ! $ # - ( z m a x , 3 % , 3 ) ( 3 ) ( 3 ) ( 3 % t o 2 4 # 0 , , 3 2 # 3 7 - # / 3 9 3 # , + 2 4 # # , + 2 4 # 3 % , ; = 3 9 3 # , + t o 4 ) - ) f ! 0 " p r e s c a l e r x e l s e x & , ) 4 & # , + t o & l a s h p r o g r a m m i n g i n t e r f a c e ( 3 ) - ( z ( 3 ) 2 # ( 3 ) , 3 % t o ) # t o 5 3 ! 2 4 , 3 % ( 3 ) 3 9 3 # , + 0 # , + 3 9 3 # , + ( 3 ) 0 # , + - 3 6 t o ) 3 t o # % # t o c o r t e x 3 y s t e m t i m e r & ( # , + # o r t e x f r e e r u n n i n g c l o c k t o ! 0 " p e r i p h e r a l s ! ( " p r e s c a l e r # 3 3 , 3 % / 3 # k ( z , 3 ) 2 # k ( z functional overview stm32f051x 16/105 doc id 022265 rev 3 the i/o configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the i/os registers. 3.8 direct memory access controller (dma) the 5-channel general-purpose dmas manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. the dma supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer. each channel is connected to dedicated hardware dma requests, with support for software trigger on each channel. configuration is made by software and transfer sizes between source and destination are independent. dma can be used with the main peripherals: spi, i2s, i2c, usart, all timx timers (except tim14), dac and adc. 3.9 interrupts and events 3.9.1 nested vectored interrupt controller (nvic) the stm32f051x family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of cortex?-m0) and 4 priority levels. closely coupled nvic gives low latency interrupt processing interrupt entry vector table address passed directly to the core closely coupled nvic core interface allows early processing of interrupts processing of late arriving higher priority interrupts support for tail-chaining processor state automatically saved interrupt entry restored on interrupt exit with no instruction overhead this hardware block provides flexible interrupt management features with minimal interrupt latency. 3.9.2 extended interrupt /event controller (exti) the external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests and wake-up the system. each line can be independently configured to select the trigge r event (rising edge, falling edge, both) and can be masked independently. a pending register maintains the status of the interrupt requests. the exti can detect an external line with a pulse width shorter than the internal clock period. up to 55 gpios can be connected to the 16 external interrupt lines. 3.10 analog to digital converter (adc) the 12-bit analog to digital converter has up to 16 external and 3 internal (temperature stm32f051x functional overview doc id 022265 rev 3 17/105 sensor, voltage reference, vbat voltage measurement) channels and performs conversions in single-shot or scan modes. in scan mode, automatic conversion is performed on a selected group of analog inputs. the adc can be served by the dma controller. an analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. an interrupt is generated when the converted voltage is outside the programmed thresholds. 3.10.1 temperature sensor the temperature sensor (ts) generates a voltage v sense that varies linearly with temperature. the temperature sensor is internally connected to the adc_in16 input channel which is used to convert the sensor output voltage into a digital value. the sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. as the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only. to improve the accuracy of the temperat ure sensor measurement, each device is individually factory-calibrated by st. the temperature sensor factory calibration data are stored by st in the system memory area, accessible in read-only mode. 3.10.2 internal voltage reference (v refint ) the internal voltage reference (v refint ) provides a stable (bandgap) voltage output for the adc and comparators. v refint is internally connected to the adc_in17 input channel. the precise voltage of v refint is individually measured for each part by st during production test and stored in the system memory area. it is accessible in read-only mode. table 3. temperature sensor calibration values calibration value name description memory address ts_cal1 ts adc raw data acquired at temperature of 30 c, v dda = 3.3 v 0x1fff f7b8 - 0x1fff f7b9 ts_cal2 ts adc raw data acquired at temperature of 110 c v dda = 3.3 v 0x1fff f7c2 - 0x1fff f7c3 table 4. temperature sensor calibration values calibration value name description memory address vrefint_cal raw data acquired at temperature of 30 c v dda = 3.3 v 0x1fff f7ba - 0x1fff f7bb functional overview stm32f051x 18/105 doc id 022265 rev 3 3.10.3 v bat battery voltage monitoring this embedded hardware feature allows the application to measure the v bat battery voltage using the internal adc channel adc_in18. as the v bat voltage may be higher than v dda , and thus outside the adc input range, the v bat pin is internally connected to a bridge divider by 2. as a consequence, the converted digital value is half the v bat voltage. 3.11 digital-to-analog converter (dac) the 12-bit buffered dac channel can be used to convert digital signals into analog voltage signal outputs. the chosen design structure is composed of integrated resistor strings and an amplifier in non-in verting configuration. this digital interface supports the following features: left or right data alignment in 12-bit mode synchronized update capability dma capability external triggers for conversion five dac trigger inputs are used in the device. the dac is triggered through the timer trigger outputs and the dac interface is generating it?s own dma requests. 3.12 comparators (comp) the device embeds two fast rail-to-rail low-power comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity. the reference voltage can be one of the following: external i/o dac output pin internal reference voltage or submultiple (1/4, 1/2, 3/4). refer to table 24: embedded internal reference voltage for the value and precision of the internal reference voltage. both comparators can wake up from stop mode, generate interrupts and breaks for the timers and can be also combined into a window comparator. the internal voltage reference is also connected to adc_in17 input channel of the adc. 3.13 touch sensing controller (tsc) the stm32f051x devices provide a simple solution for adding capacitive sensing functionality to any application. capacitive sensing technology is able to detect the presence of a finger near an electrode which is protec ted from direct touch by a dielectric (glass, plastic, ...). the capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. it consists of charging the electrode capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. to limit the cpu bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external stm32f051x functional overview doc id 022265 rev 3 19/105 components to operate. the stm32f051x devices offer up to 18 capacitive sensing channels distributed over 6 analog i/o groups. table 5. capacitive sensing gpios available on stm32f051x devices group capacitive sensing signal name pin name group capacitive sensing signal name pin name 1 tsc_g1_io1 pa0 4 tsc_g4_io1 pa9 tsc_g1_io2 pa1 tsc_g4_io2 pa10 tsc_g1_io3 pa2 tsc_g4_io3 pa11 tsc_g1_io4 pa3 tsc_g4_io4 pa12 2 tsc_g2_io1 pa4 5 tsc_g5_io1 pb3 tsc_g2_io2 pa5 tsc_g5_io2 pb4 tsc_g2_io3 pa6 tsc_g5_io3 pb6 tsc_g2_io4 pa7 tsc_g5_io4 pb7 3 tsc_g3_io1 pc5 6 tsc_g6_io1 pb11 tsc_g3_io2 pb0 tsc_g6_io2 pb12 tsc_g3_io3 pb1 tsc_g6_io3 pb13 tsc_g3_io4 pb2 tsc_g6_io4 pb14 table 6. no. of capacitive sensing channels available on stm32f051x devices analog i/o group number of capaciti ve sensing channels stm32f051rx stm32f051cx stm32f051kx (ufqfpn32) stm32f051kx (lqfp32) g13333 g23333 g33221 g43333 g53333 g63300 number of capacitive sensing channels 18 17 14 14 functional overview stm32f051x 20/105 doc id 022265 rev 3 3.14 timers and watchdogs the stm32f051x family devices include up to six general-purpose timers, one basic timer and an advanced control timer. ta bl e 7 compares the features of the advanced-control, general-purpose and basic timers. 3.14.1 advanced-control timer (tim1) the advanced-control timer (tim1) can be seen as a three-phase pwm multiplexed on 6 channels. it has complementary pwm outputs with programmable inserted dead times. it can also be seen as a complete general-purpose timer. the 4 independent channels can be used for: input capture output compare pwm generation (edge or center-aligned modes) one-pulse mode output if configured as a standard 16-bit timer, it has the same features as the timx timer. if configured as the 16-bit pw m generator, it has full modu lation capability (0-100%). the counter can be frozen in debug mode. many features are shared with those of the standard timers which have the same architecture. the advanced control timer can therefore work together with the other timers via the timer link feature for synchronization or event chaining. table 7. timer feature comparison timer type timer counter resolution counter type prescaler factor dma request generation capture/compare channels complementary outputs advanced control tim1 16-bit up, down, up/down any integer between 1 and 65536 ye s 4 ye s general purpose tim2 32-bit up, down, up/down any integer between 1 and 65536 ye s 4 n o tim3 16-bit up, down, up/down any integer between 1 and 65536 ye s 4 n o tim14 16-bit up any integer between 1 and 65536 no 1 no tim15 16-bit up any integer between 1 and 65536 ye s 2 ye s tim16, tim17 16-bit up any integer between 1 and 65536 ye s 1 ye s basic tim6 16-bit up any integer between 1 and 65536 ye s 0 n o stm32f051x functional overview doc id 022265 rev 3 21/105 3.14.2 general-purpose timers (tim2..3, tim14..17) there are six synchronizable general-purpose timers embedded in the stm32f051x devices (see ta bl e 7 for differences). each general-purpose timer can be used to generate pwm outputs, or as simple time base. tim2, tim3 stm32f051x devices feature two synchronizable 4-channel general-purpose timers. tim2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. tim3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. they feature 4 independent channels each for input capture/output compare, pwm or one-pulse mode output. this gives up to 12 input captures/output compares/pwms on the largest packages. the tim2 and tim3 general-purpose timers can work together or with the tim1 advanced- control timer via the timer link feature for synchronization or event chaining. tim2 and tim3 both have independent dma request generation. these timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors. their counters can be frozen in debug mode. tim14 this timer is based on a 16-bit auto-re load upcounter and a 16-bit prescaler. tim14 features one single channel for input capture/output compare, pwm or one-pulse mode output. its counter can be frozen in debug mode. tim15, tim16 and tim17 these timers are based on a 16-bit auto-r eload upcounter and a 16-bit prescaler. tim15 has two independent channels, whereas tim16 and tim17 feature one single channel for input capture/output compare, pwm or one-pulse mode output. the tim15, tim16 and tim17 timers can work together, and tim15 can also operate with tim1 via the timer link feature for synchronization or event chaining. tim15 can be synchronized with tim16 and tim17. tim15, tim16, and tim17 have a complementary output with dead-time generation and independent dma request generation their counters can be frozen in debug mode. 3.14.3 basic timer tim6 this timer is mainly used for dac trigger genera tion. it can also be used as a generic 16-bit time base. 3.14.4 independent watchdog (iwdg) the independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user- defined refresh window. it is clocked from an independent 40 khz internal rc and as it functional overview stm32f051x 22/105 doc id 022265 rev 3 operates independently from the main clock, it can operate in stop and standby modes. it can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. it is hardware or software configurable through the option bytes. the counter can be frozen in debug mode. 3.14.5 system wind ow watchdog (wwdg) the system window watchdog is based on a 7-bit downcounter that can be set as free running. it can be used as a watchdog to reset the device when a problem occurs. it is clocked from the apb clock (pclk). it has an early warning interrupt capability and the counter can be frozen in debug mode. 3.14.6 systick timer this timer is dedicated to real-time operating systems, but could also be used as a standard down counter. it features: a 24-bit down counter autoreload capability maskable system interrupt generation when the counter reaches 0. programmable clock source (hclk or hclk/8) 3.15 real-time clock (rtc) and backup registers the rtc and the 5 backup registers are supplied through a switch that takes power either on v dd supply when present or through the v bat pin. the backup registers are five 32-bit registers used to store 20 bytes of user application data when v dd power is not present. they are not reset by a system or power reset, or when the device wakes up from standby mode. the rtc is an independent bcd timer/counter. its main features are the following: calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in bcd (binary-coded decimal) format. automatically correction for 28, 29 (leap year), 30, and 31 day of the month. programmable alarm with wake up from stop and standby mode capability. on-the-fly correction from 1 to 32767 rtc clock pulses. this can be used to synchronize it with a master clock. digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy. 2 anti-tamper detection pins with programmable filter. the mcu can be woken up from stop and standby modes on tamper event detection. timestamp feature which can be used to save the calendar content. this function can triggered by an event on the timestamp pin, or by a tamper event. the mcu can be woken up from stop and standby modes on timestamp event detection. the rtc clock sources can be: a 32.768 khz external crystal a resonator or oscillator the internal low-power rc oscillator (typical frequency of 40 khz) the high-speed external clock divided by 32. stm32f051x functional overview doc id 022265 rev 3 23/105 3.16 inter-integrated circuit interfaces (i 2 c) up to two i 2 c interfaces (i2c1 and i2c2) can operate in multimaster or slave modes. both can support standard mode (up to 100 kbit/s) or fast mode (up to 400 kbit/s) and i2c1 supports also fast mode plus (up to 1 mbit/s) with 20 ma output drive. both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). they also include programmable analog and digital noise filters. in addition, i2c1 provides hardware support for smbus 2.0 and pmbus 1.1: arp capability, host notify protocol, hardware crc (pec) generation/verification, timeouts verifications and alert protocol management. i2c1 also has a clock domain independent from the cpu clock, allowing the i2c1 to wake up the mcu from stop mode on address match. the i2c interfaces can be served by the dma controller. refer to ta b l e 9 for the differences between i2c1 and i2c2. table 8. comparison of i2c analog and digital filters analog filter digital filter pulse width of suppressed spikes 50 ns programmable length from 1 to 15 i2c peripheral clocks benefits available in stop mode 1. extra filtering capability vs. standard requirements. 2. stable length drawbacks variations depending on temperature, voltage, process disabled when wakeup from stop mode is enabled table 9. stm32f051x i 2 c implementation i2c features (1) 1. x = supported. i2c1 i2c2 7-bit addressing mode xx 10-bit addressing mode xx standard mode (up to 100 kbit/s) xx fast mode (up to 400 kbit/s) xx fast mode plus with 20ma output drive i/os (up to 1 mbit/s) x independent clock x smbus x wakeup from stop x functional overview stm32f051x 24/105 doc id 022265 rev 3 3.17 universal synchronous/asynchronous receiver transmitters (usart) the device embeds up to two universal synchronous/asynchronous receiver transmitters (usart1 and usart2), which communicate at speeds of up to 6 mbit/s. they provide hardware management of the cts, rts and rs485 de signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. the usart1 supports also smartcard communication (iso 7816), irda sir endec, lin master/slave capability, auto baud rate feature and has a clock domain independent from the cpu clock, allowing the usart1 to wake up the mcu from stop mode. the usart interfaces can be served by the dma controller. refer to ta b l e 1 0 for the differences between usart1 and usart2. 3.18 serial peripheral interface (spi)/inter-integrated sound interfaces (i 2 s) up to two spis are able to communicate up to 18 mbits/s in slave and master modes in full- duplex and simplex communication modes. the 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. one standard i 2 s interface (multiplexed with spi1) supporting four different audio standards can operate as master or slave at simplex communication mode. it can be configured to transfer 16 and 24 or 32 bits with16-bit or 32-bit data resolution and synchronized by a specific signal. audio sampling frequency from 8 khz up to 192 khz can be set by 8-bit table 10. stm32f051x usart implementation usart modes/features (1) 1. x = supported. usart1 usart2 hardware flow co ntrol for modem x x continuous communication using dma x x multiprocessor communication x x synchronous mode x x smartcard mode x single-wire half-duplex communication x x irda sir endec block x lin mode x dual clock domain and wakeup from stop mode x receiver timeout interrupt x modbus communication x auto baud rate detection x driver enable x x stm32f051x functional overview doc id 022265 rev 3 25/105 programmable linear prescaler. when operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency. refer to ta b l e 1 1 for the differences between spi1 and spi2. 3.19 high-definition multimedia interface (hdmi) - consumer electronics control (cec) the device embeds a hdmi-cec controller that provides hardware support for the consumer electronics control (cec) protocol (supplement 1 to the hdmi standard). this protocol provides high-level control functions between all audiovisual products in an environment. it is specified to operate at low speeds with minimum processing and memory overhead. it has a clock domain independent from the cpu clock, allowing the hdmi_cec controller to wakeup the mcu from stop mode on data reception. 3.20 serial wire debug port (sw-dp) an arm sw-dp interface is provided to allow a serial wire debugging tool to be connected to the mcu. table 11. stm32f051x spi/i2s implementation spi features (1) 1. x = supported. spi1 spi2 hardware crc calculation x x rx/tx fifo x x nss pulse mode x x i2s mode x ti mode x x pinouts and pin description stm32f051x 26/105 doc id 022265 rev 3 4 pinouts and pin description figure 3. lqfp64 64-pin package pinout 6 " ! 4 0 # / 3 # ? ) . 0 & / 3 # ? ) . . 2 3 4 0 # 0 # 0 # 0 # 6 3 3 ! 6 $ $ ! 0 ! 0 ! 0 ! 6 $ $ 0 " 0 " " / / 4 0 " 0 " 0 " 0 " 0 " 0 $ 0 # 0 # 0 # 0 ! 0 ! 0 & 0 & 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 # 0 # 0 # 0 # 0 " 0 " 0 " 0 " 0 ! 0 & 0 ! 0 ! 0 ! 0 ! 0 # 0 # 0 " 0 " 0 " 0 " 0 " , 1 & 0 0 # - 3 6 0 & 6 3 3 6 $ $ 6 3 3 0 & / 3 # ? / 5 4 0 # / 3 # ? / 5 4 stm32f051x pinouts and pin description doc id 022265 rev 3 27/105 figure 4. lqfp48 48-pin package pinout figure 5. lqfp32 32-pin package pinout , 1 & 0 0 ! 0 ! 0 ! 0 ! 0 ! 0 " 0 " 0 " 0 " 0 " 6 3 3 6 $ $ 0 & 0 & 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 " 0 " 0 " 0 " 6 " ! 4 . 2 3 4 6 3 3 ! 6 $ $ ! 0 ! 0 ! 0 ! 6 $ $ 6 3 3 0 " 0 " " / / 4 0 " 0 " 0 " 0 " 0 " 0 ! 0 ! - 3 6 0 # 0 # / 3 # ? ) . 0 & / 3 # ? ) . 0 & / 3 # ? / 5 4 0 # / 3 # ? / 5 4 - 3 6 , 1 & 0 0 ! 0 ! 0 ! 0 ! 0 ! 0 " 0 " 6 3 3 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 6 $ $ . 2 3 4 6 $ $ ! 0 ! 0 ! 0 ! 6 3 3 " / / 4 0 " 0 " 0 " 0 " 0 " 0 ! 0 & / 3 # ? ) . 0 & / 3 # ? / 5 4 6 $ $ pinouts and pin description stm32f051x 28/105 doc id 022265 rev 3 figure 6. ufqfpn32 32-pin package pinout table 12. legend/abbreviations used in the pinout table name abbreviation definition pin name unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name pin type s supply pin i input only pin i/o input / output pin i/o structure ft 5 v tolerant i/o ftf 5 v tolerant i/o, fm+ capable tta 3.3 v tolerant i/o directly connected to adc tc standard 3.3v i/o b dedicated boot0 pin rst bidirectional reset pin with embedded weak pull-up resistor notes unless otherwise specified by a note, all i/os are set as floating inputs during and after reset pin functions alternate functions functions selected through gpiox_afr registers additional functions functions directly selected/enabled through peripheral registers 0 ! 6 $ $ . 2 3 4 0 ! 0 ! 0 ! 0 ! 0 ! 0 " 0 ! 6 $ $ 0 ! 0 ! 0 ! 0 ! 0 ! 0 ! 0 " " / / 4 0 " 0 " 0 " - 3 6 6 $ $ ! 0 " 0 " 0 ! 0 " 0 " 0 ! 0 & / 3 # ? ) . 0 & / 3 # ? / 5 4 0 ! 6 3 3 6 3 3 ! stm32f051x pinouts and pin description doc id 022265 rev 3 29/105 table 13. pin definitions pin number pin name (function after reset) pin type i/o structure notes pin functions lqfp64 lqfp48 lqfp32 ufqfpn32 alternate functions a dditional functions 1 1 - - vbat s backup power supply 22 - - pc13 i/otc (1)(2) rtc_tamp1, rtc_ts, rtc_out, wkup2 33 - - pc14-osc32_in (pc14) i/o tc (1)(2) osc32_in 44 - - pc15- osc32_out (pc15) i/o tc (1)(2) osc32_out 5522 pf0-osc_in (pf0) i/o ft osc_in 6633 pf1-osc_out (pf1) i/o ft osc_out 7744 nrst i/orst device reset input / internal reset output (active low) 8 - - - pc0 i/o tta eventout adc_in10 9 - - - pc1 i/o tta eventout adc_in11 10 - - - pc2 i/o tta eventout adc_in12 11 - - - pc3 i/o tta eventout adc_in13 12 8 - 0 vssa s analog ground 13 9 5 5 vdda s analog power supply 14 10 6 6 pa0 i/o tta usart2_cts, tim2_ch1_etr, comp1_out, tsc_g1_io1 adc_in0, comp1_inm6, rtc_tamp2, wkup1 15 11 7 7 pa1 i/o tta usart2_rts, tim2_ch2, tsc_g1_io2, eventout adc_in1, comp1_inp 16 12 8 8 pa2 i/o tta usart2_tx, tim2_ch3, tim15_ch1, comp2_out, tsc_g1_io3 adc_in2, comp2_inm6 17 13 9 9 pa3 i/o tta usart2_rx, tim2_ch4, tim15_ch2, tsc_g1_io4 adc_in3, comp2_inp 18 - - - pf4 i/o ft eventout 19 - - - pf5 i/o ft eventout pinouts and pin description stm32f051x 30/105 doc id 022265 rev 3 20 14 10 10 pa4 i/o tta spi1_nss/i2s1_ws, usart2_ck, tim14_ch1, tsc_g2_io1 adc_in4, comp1_inm4, comp2_inm4, dac1_out 21 15 11 11 pa5 i/o tta spi1_sck/i2s1_ck, cec, tim2_ch1_etr, tsc_g2_io2 adc_in5, comp1_inm5, comp2_inm5 22 16 12 12 pa6 i/o tta spi1_miso/i2s1_mck, tim3_ch1, tim1_bkin, tim16_ch1, comp1_out, tsc_g2_io3, eventout adc_in6 23 17 13 13 pa7 i/o tta spi1_mosi/i2s1_sd, tim3_ch2, tim14_ch1, tim1_ch1n, tim17_ch1, comp2_out, tsc_g2_io4, eventout adc_in7 24 - - - pc4 i/o tta eventout adc_in14 25 - - - pc5 i/o tta tsc_g3_io1 adc_in15 26 18 14 14 pb0 i/o tta tim3_ch3, tim1_ch2n, tsc_g3_io2, eventout adc_in8 27 19 15 15 pb1 i/o tta tim3_ch4, tim14_ch1, tim1_ch3n, tsc_g3_io3 adc_in9 28 20 - 16 pb2 i/o ft (3) tsc_g3_io4 29 21 - - pb10 i/o ft i2c2_scl, cec, tim2_ch3, tsc_sync 30 22 - - pb11 i/o ft i2c2_sda, tim2_ch4, tsc_g6_io1, eventout 31 23 16 0 vss s ground 32 24 17 17 vdd s digital power supply 33 25 - - pb12 i/o ft spi2_nss, tim1_bkin, tsc_g6_io2, eventout 34 26 - - pb13 i/o ft spi2_sck, tim1_ch1n, tsc_g6_io3 35 27 - - pb14 i/o ft spi2_miso, tim1_ch2n, tim15_ch1, tsc_g6_io4 36 28 - - pb15 i/o ft spi2_mosi, tim1_ch3n, tim15_ch1n, tim15_ch2 rtc_refin 37 - - - pc6 i/o ft tim3_ch1 table 13. pin definitions (continued) pin number pin name (function after reset) pin type i/o structure notes pin functions lqfp64 lqfp48 lqfp32 ufqfpn32 alternate functions a dditional functions stm32f051x pinouts and pin description doc id 022265 rev 3 31/105 38 - - - pc7 i/o ft tim3_ch2 39 - - - pc8 i/o ft tim3_ch3 40 - - - pc9 i/o ft tim3_ch4 41 29 18 18 pa8 i/o ft usart1_ck, tim1_ch1, eventout, mco 42 30 19 19 pa9 i/o ft usart1_tx, tim1_ch2, tim15_bkin, tsc_g4_io1 43 31 20 20 pa10 i/o ft usart1_rx, tim1_ch3, tim17_bkin, tsc_g4_io2 44 32 21 21 pa11 i/o ft usart1_cts, tim1_ch4, comp1_out, tsc_g4_io3, eventout 45 33 22 22 pa12 i/o ft usart1_rts, tim1_etr, comp2_out, tsc_g4_io4, eventout 46 34 23 23 pa 1 3 (swdat) i/o ft (4) ir_out, swdat 47 35 - - pf6 i/o ft i2c2_scl 48 36 - - pf7 i/o ft i2c2_sda 49 37 24 24 pa 1 4 (swclk) i/o ft (4) usart2_tx, swclk 50 38 25 25 pa15 i/o ft spi1_nss/i2s1_ws, usart2_rx, tim2_ch1_etr, eventout 51 - - - pc10 i/o ft 52 - - - pc11 i/o ft 53 - - - pc12 i/o ft 54 - - - pd2 i/o ft tim3_etr 55 39 26 26 pb3 i/o ft spi1_sck/i2s1_ck, tim2_ch2, tsc_g5_io1, eventout 56 40 27 27 pb4 i/o ft spi1_miso/i2s1_mck, tim3_ch1, tsc_g5_io2, eventout table 13. pin definitions (continued) pin number pin name (function after reset) pin type i/o structure notes pin functions lqfp64 lqfp48 lqfp32 ufqfpn32 alternate functions a dditional functions pinouts and pin description stm32f051x 32/105 doc id 022265 rev 3 57 41 28 28 pb5 i/o ft spi1_mosi/i2s1_sd, i2c1_smba, tim16_bkin, tim3_ch2 58 42 29 29 pb6 i/o ftf i2c1_scl, usart1_tx, tim16_ch1n, tsc_g5_io3 59 43 30 30 pb7 i/o ftf i2c1_sda, usart1_rx, tim17_ch1n, tsc_g5_io4 60 44 31 31 boot0 i b boot memory selection 61 45 - 32 pb8 i/o ftf (3) i2c1_scl, cec, tim16_ch1, tsc_sync 62 46 - - pb9 i/o ftf i2c1_sda, ir_out, tim17_ch1, eventout 63 47 32 0 vss s ground 64 48 1 1 vdd s digital power supply 1. pc13, pc14 and pc15 are supplied through the power switch. si nce the switch only sinks a limited amount of current (3 ma), the use of gpio pc13 to pc15 in output mode is limited: - the speed should not exceed 2 mhz with a maximum load of 30 pf - these gpios must not be used as a cu rrent sources (e.g. to drive an led). 2. after the first backup domain power-up, pc13, pc14 and pc15 operate as gpios. their function then depends on the content of the backup registers which is not reset by the main reset. for details on how to manage these gpios, refer to the battery backup domain and bkp register des cription sections in the reference manual. 3. on lqfp32 package, pb2 and pb8 shoul d be treated as unconnected pins (even when they are not available on the package, they are not forced to a defined level by hardware). 4. after reset, these pins are configur ed as swdat and swclk alternate functi ons, and the internal pull-up on swdat pin and internal pull-down on swclk pin are activated. table 13. pin definitions (continued) pin number pin name (function after reset) pin type i/o structure notes pin functions lqfp64 lqfp48 lqfp32 ufqfpn32 alternate functions a dditional functions stm32f051x pinouts and pin description doc id 022265 rev 3 33/105 table 14. alternate functions selected through gpioa_afr registers for port a pin name af0 af1 af2 af3 af4 af5 af6 af7 pa0 usart2_cts tim2_ch1_ etr tsc_g1_io1 comp1_out pa1 eventout usart2_rts tim2_ch2 tsc_g1_io2 pa2 tim15_ch1 usart2_tx tim2_ch3 tsc_g1_io3 comp2_out pa3 tim15_ch2 usart2_rx tim2_ch4 tsc_g1_io4 pa 4 spi1_nss/ i2s1_ws usart2_ck tsc_g2_io1 tim14_ch1 pa 5 spi1_sck/ i2s1_ck cec tim2_ch1_ etr tsc_g2_io2 pa 6 spi1_miso/ i2s1_mck tim3_ch1 tim1_bkin t sc_g2_io3 tim16_ch1 eventout comp1_out pa 7 spi1_mosi/ i2s1_sd tim3_ch2 tim1_ch1n tsc _g2_io4 tim14_ch1 tim 17_ch1 eventout comp2_out pa8 mco usart1_ck tim1_ch1 eventout pa9 tim15_bkin usart1_tx tim1_ch2 tsc_g4_io1 pa10 tim17_bkin usart1_rx tim1_ch3 tsc_g4_io2 pa11 eventout usart1_cts tim1_ch4 tsc_g4_io3 comp1_out pa12 eventout usart1_rts tim1_etr tsc_g4_io4 comp2_out pa 1 3 s w dat i r _ o u t pa14 swclk usart2_tx pa 1 5 spi1_nss/ i2s1_ws usart2_rx tim2_ch1_ etr eventout pinouts and pin description stm32f051x 34/105 doc id 022265 rev 3 table 15. alternate functions selected through gpioa_afr registers for port b pin name af0 af1 af2 af3 pb0 eventout tim3_ch3 tim1_ch2n tsc_g3_io2 pb1 tim14_ch1 tim3_ch4 tim1_ch3n tsc_g3_io3 pb2 tsc_g3_io4 pb3 spi1_sck / i2s1_ck eventout tim2_ch2 tsc_g5_io1 pb4 spi1_miso / i2s1_mck tim3_ch1 eventout tsc_g5_io2 pb5 spi1_mosi / i2s1_sd tim 3_ch2 tim16_bkin i2c1_smba pb6 usart1_tx i2c1_scl tim16_ch1n tsc_g5_io3 pb7 usart1_rx i2c1_sda tim17_ch1n tsc_g5_io4 pb8 cec i2c1_scl tim16_ch1 tsc_sync pb9 ir_out i2c1_sda tim17_ch1 eventout pb10 cec i2c2_scl tim2_ch3 tsc_sync pb11 eventout i2c2_sda tim2_ch4 tsc_g6_io1 pb12 spi2_nss eventout tim1_bkin tsc_g6_io2 pb13 spi2_sck tim1_ch1n tsc_g6_io3 pb14 spi2_miso tim15_ch1 tim1_ch2n tsc_g6_io4 pb15 spi2_mosi tim15_ch2 tim1_ch3n tim15_ch1n stm32f051x memory mapping doc id 022265 rev 3 35/105 5 memory mapping figure 7. stm32f051x memory map 2 e s e r v e d ! ( " x & & & & & & & & 0 e r i p h e r a l s 3 2 ! - & l a s h m e m o r y r e s e r v e d r e s e r v e d 3 y s t e m m e m o r y / p t i o n " y t e s # o r t e x - ) n t e r n a l 0 e r i p h e r a l s x % - 3 6 ' m b t i t z t u f n n f n p s z p s 4 3 " . e f q f o e j o h p o # 0 0 5 d p o g j h v s b u j p o x x % x # x ! x x x x x y x x & & & % # x & & & & x & & & & # x & & & & & & & x r e s e r v e d # / $ % " 1 # " 1 # r e s e r v e d x x x x r e s e r v e d x " ) # x r e s e r v e d x & & x & & memory mapping stm32f051x 36/105 doc id 022265 rev 3 table 16. stm32f051x peripheral register boundary addresses bus boundary address size peripheral 0x4800 1800 - 0x5fff ffff ~384 mb reserved ahb2 0x4800 1400 - 0x4800 17ff 1kb gpiof 0x4800 1000 - 0x4800 13ff 1kb reserved 0x4800 0c00 - 0x4800 0fff 1kb gpiod 0x4800 0800 - 0x4800 0bff 1kb gpioc 0x4800 0400 - 0x4800 07ff 1kb gpiob 0x4800 0000 - 0x4800 03ff 1kb gpioa 0x4002 4400 - 0x47ff ffff ~128 mb reserved ahb1 0x4002 4000 - 0x4002 43ff 1kb tsc 0x4002 3400 - 0x4002 3fff 3kb reserved 0x4002 3000 - 0x4002 33ff 1kb crc 0x4002 2400 - 0x4002 2fff 3kb reserved 0x4002 2000 - 0x4002 23ff 1kb flash interface 0x4002 1400 - 0x4002 1fff 3kb reserved 0x4002 1000 - 0x4002 13ff 1kb rcc 0x4002 0400 - 0x4002 0fff 3kb reserved 0x4002 0000 - 0x4002 03ff 1kb dma 0x4001 8000 - 0x4001 ffff 32kb reserved apb 0x4001 5c00 - 0x4001 7fff 9kb reserved 0x4001 5800 - 0x4001 5bff 1kb dbgmcu 0x4001 4c00 - 0x4001 57ff 3kb reserved 0x4001 4800 - 0x4001 4bff 1kb tim17 0x4001 4400 - 0x4001 47ff 1kb tim16 0x4001 4000 - 0x4001 43ff 1kb tim15 0x4001 3c00 - 0x4001 3fff 1kb reserved 0x4001 3800 - 0x4001 3bff 1kb usart1 0x4001 3400 - 0x4001 37ff 1kb reserved 0x4001 3000 - 0x4001 33ff 1kb spi1/i2s1 0x4001 2c00 - 0x4001 2fff 1kb tim1 0x4001 2800 - 0x4001 2bff 1kb reserved 0x4001 2400 - 0x4001 27ff 1kb adc 0x4001 0800 - 0x4001 23ff 7kb reserved 0x4001 0400 - 0x4001 07ff 1kb exti 0x4001 0000 - 0x 4001 03ff 1kb syscfg + comp 0x4000 8000 - 0x4000 ffff 32kb reserved stm32f051x memory mapping doc id 022265 rev 3 37/105 apb 0x4000 7c00 - 0x4000 7fff 1kb reserved 0x4000 7800 - 0x4000 7bff 1kb cec 0x4000 7400 - 0x4000 77ff 1kb dac 0x4000 7000 - 0x4000 73ff 1kb pwr 0x4000 5c00 - 0x4000 6fff 5kb reserved 0x4000 5800 - 0x4000 5bff 1kb i2c2 0x4000 5400 - 0x4000 57ff 1kb i2c1 0x4000 4800 - 0x4000 53ff 3 kb reserved 0x4000 4400 - 0x4000 47ff 1kb usart2 0x4000 3c00 - 0x4000 43ff 2kb reserved 0x4000 3800 - 0x4000 3bff 1kb spi2 0x4000 3400 - 0x4000 37ff 1kb reserved 0x4000 3000 - 0x4000 33ff 1kb iwdg 0x4000 2c00 - 0x4000 2fff 1kb wwdg 0x4000 2800 - 0x4000 2bff 1kb rtc 0x4000 2400 - 0x4000 27ff 1kb reserved 0x4000 2000 - 0x4000 23ff 1kb tim14 0x4000 1400 - 0x4000 1fff 3kb reserved 0x4000 1000 - 0x4000 13ff 1kb tim6 0x4000 0800 - 0x4000 0fff 2kb reserved 0x4000 0400 - 0x4000 07ff 1kb tim3 0x4000 0000 - 0x4000 03ff 1kb tim2 table 16. stm32f051x peripheral register boundary addresses (continued) bus boundary address size peripheral stm32f051x electrical characteristics doc id 022265 rev 3 39/105 6 electrical characteristics 6.1 parameter conditions unless otherwise specified, all voltages are referenced to v ss . 6.1.1 minimum and maximum values unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at t a = 25 c and t a = t a max (given by the selected temperature range). data based on characterization results, desi gn simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean3 ). 6.1.2 typical values unless otherwise specified, typical data are based on t a = 25 c, v dd = v dda = 3.3 v. they are given only as design guidelines and are not tested. typical adc accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean2 ) . 6.1.3 typical curves unless otherwise specified, all typical curves are given only as design guidelines and are not tested. 6.1.4 loading capacitor the loading conditions used for pin parameter measurement are shown in figure 8 . 6.1.5 pin input voltage the input voltage measurement on a pin of the device is described in figure 9 . figure 8. pin loading condition s figure 9. pin input voltage - 3 6 c = 50 pf - # 5 p i n - 3 6 - # 5 p i n 6 ) . electrical characteristics stm32f051x 40/105 doc id 022265 rev 3 6.1.6 power supply scheme figure 10. power supply scheme caution: each power supply pair (v dd /v ss , v dda /v ssa etc..) must be decoupled with filtering ceramic capacitors as shown above. these capac itors must be placed as close as possible to, or below, the appropriate pins on the underside of the pcb to ensure the good functionality of the device. 6.1.7 current con sumption measurement figure 11. current consumption measurement scheme - 3 6 ! n a l o g 2 # s 0 , , 0 o w e r s w i t c h 6 " ! 4 ' 0 ) / s / 5 4 ) . + e r n e l l o g i c # 0 5 $ i g i t a l - e m o r i e s " a c k u p c i r c u i t r y , 3 % 2 4 # " a c k u p r e g i s t e r s 7 a k e u p l o g i c n & ? & 6 2 e g u l a t o r 6 $ $ ! 6 3 3 ! ! $ # $ ! # , e v e l s h i f t e r ) / , o g i c 6 $ $ n & ? & 6 $ $ ! 6 2 % & 6 2 % & 6 $ $ 6 3 3 - 3 6 6 " ! 4 6 $ $ 6 $ $ ! ) $ $ ) $ $ ! * % % @ 7 # " 5 stm32f051x electrical characteristics doc id 022265 rev 3 41/105 6.2 absolute maximum ratings stresses above the absolute maximum ratings listed in table 17: voltage characteristics , table 18: current characteristics , and table 19: thermal characteristics may cause permanent damage to the device. these are stress ratings only and functional operation of the device at these conditions is not implied. exposure to maximum rating conditions for extended periods may affect device reliability. table 17. voltage characteristics (1) 1. all main power (v dd , v dda ) and ground (v ss , v ssa ) pins must always be connected to the external power supply, in the permitted range. symbol ratings min max unit v dd ?v ss external main supply voltage (including v dda and v dd ) ?0.3 4.0 v v dd ?v dda allowed voltage difference for v dd > v dda -0.4v v in (2) 2. v in maximum must always be respected. refer to table 18: current characteristics for the maximum allowed injected current values. input voltage on ft and ftf pins v ss ? 0.3 v dd + 4.0 v input voltage on tta pins v ss ? 0.3 4.0 v input voltage on any other pin v ss ? 0.3 4.0 v | v ddx | variations between different v dd power pins -50mv |v ssx ? v ss | variations between all the different ground pins -50mv v esd(hbm) electrostatic discharge voltage (human body model) see section 6.3.11: electrical sensitivity characteristics electrical characteristics stm32f051x 42/105 doc id 022265 rev 3 table 18. current characteristics symbol ratings max. unit i vdd total current into v dd power lines (source) (1) 1. all main power (v dd , v dda ) and ground (v ss , v ssa ) pins must always be connected to the external power supply, in the permitted range. 100 ma i vss total current out of v ss ground lines (sink) (1) 100 i io output current sunk by any i/o and control pin 25 output current source by any i/os and control pin ? 25 i inj(pin) injected current on ft, ftf and b pins -5 (2) 2. positive injection is not possi ble on these i/os and does not occur for input voltages lower than the specified maximum value. injected current on tc and rst pin 5 (3) 3. a positive injection is induced by v in >v dd while a negative inject ion is induced by v in electrical characteristics stm32f051x 44/105 doc id 022265 rev 3 6.3.2 operating conditions at power-up / power-down the parameters given in ta bl e 2 1 are derived from tests performed under the ambient temperature condition summarized in ta b l e 2 0 . 6.3.3 embedded reset and power control block characteristics the parameters given in ta bl e 2 2 are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta b l e 2 0 . table 21. operating conditions at power-up / power-down symbol parameter conditions min max unit t vdd v dd rise time rate 0 s/v v dd fall time rate 20 t vdda v dda rise time rate 0 v dda fall time rate 20 table 22. embedded reset and power control block characteristics symbol parameter conditions min typ max unit v por/pdr (1) 1. the pdr detector monitors v dd and also v dda (if kept enabled in the opti on bytes). the por detector monitors only v dd . power on/power down reset threshold falling edge 1.8 (2) 2. the product behavior is guaranteed by design down to the minimum v por/pdr value. 1.88 1.96 v rising edge 1.84 1.92 2.0 v v pdrhyst (1) pdr hysteresis - 40 - mv t rsttempo (3) 3. guaranteed by design, not tested in production. reset temporization 1.5 2.5 4.5 ms table 23. programmable voltage detector characteristics symbol parameter conditions min (1) typ max (1) unit v pvd0 pvd threshold 0 rising edge 2.1 2.18 2.26 v falling edge 2 2.08 2.16 v v pvd1 pvd threshold 1 rising edge 2.19 2.28 2.37 v falling edge 2.09 2.18 2.27 v v pvd2 pvd threshold 2 rising edge 2.28 2.38 2.48 v falling edge 2.18 2.28 2.38 v v pvd3 pvd threshold 3 rising edge 2.38 2.48 2.58 v falling edge 2.28 2.38 2.48 v v pvd4 pvd threshold 4 rising edge 2.47 2.58 2.69 v falling edge 2.37 2.48 2.59 v stm32f051x electrical characteristics doc id 022265 rev 3 45/105 6.3.4 embedded reference voltage the parameters given in ta bl e 2 4 are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta b l e 2 0 . 6.3.5 supply current characteristics the current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, i/o pin loading, device software configuration, operating frequencies, i/o pin switching rate, program location in memory and executed binary code. the current consumption is measured as described in figure 11: current consumption measurement scheme . all run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to coremark code. v pvd5 pvd threshold 5 rising edge 2.57 2.68 2.79 v falling edge 2.47 2.58 2.69 v v pvd6 pvd threshold 6 rising edge 2.66 2.78 2.9 v falling edge 2.56 2.68 2.8 v v pvd7 pvd threshold 7 rising edge 2.76 2.88 3 v falling edge 2.66 2.78 2.9 v v pvdhyst (2) pvd hysteresis - 100 - mv i dd(pvd) pvd current consumption - 0.15 0.26 a 1. data based on characterization results only, not tested in production. 2. guaranteed by design, not tested in production. table 23. programmable voltage detector characteristics (continued) symbol parameter conditions min (1) typ max (1) unit table 24. embedded internal reference voltage symbol parameter conditions min typ max unit v refint internal reference voltage ?40 c < t a < +105 c 1.16 1.2 1.25 v ?40 c < t a < +85 c 1.16 1.2 1.24 (1) 1. data based on characterization results, not tested in production. v t s_vrefint (2) 2. shortest sampling time can be determined in the application by multiple iterations. adc sampling time when reading the internal reference voltage -5.1 17.1 (3) 3. guaranteed by design, not tested in production. s v rerint internal reference voltage spread over the temperature range v dd = 3 v 10 mv - - 10 (3) mv t coeff temperature coefficient - - 100 (3) ppm/c electrical characteristics stm32f051x 46/105 doc id 022265 rev 3 typical and maximum current consumption the mcu is placed under the following conditions: all i/o pins are in input mode with a static value at v dd or v ss (no load) all peripherals are disabled except when explicitly mentioned the flash memory access time is adjusted to the f hclk frequency (0 wait state from 0 to 24 mhz and 1 wait state above 24 mhz) prefetch is on when the peripherals are enabled, otherwise it is off (to enable prefetch the prftbe bit in the flash_acr register must be set before clock setting and bus prescaling) when the peripherals are enabled f pclk = f hclk the parameters given in ta bl e 2 5 to ta bl e 2 9 are derived from tests performed under ambient temperature and supply voltage conditions summarized in ta b l e 2 0 . stm32f051x electrical characteristics doc id 022265 rev 3 47/105 table 25. typical and maximum current consumption from v dd supply at v dd = 3.6 v symbol parameter conditions f hclk all peripherals enabled all peripherals disabled unit typ max @ t a (1) typ max @ t a (1) 25 c 85 c 105 c 25 c 85 c 105 c i dd supply current in run mode, code executing from flash hse bypass, pll on 48 mhz 22 22.8 22.8 23.8 11.8 12.7 12.7 13.3 ma 32 mhz 15 15.5 15.5 16.0 7.6 8.7 8.7 9.0 24 mhz 12.2 13.2 13.2 13.6 7.2 7.9 7.9 8.1 hse bypass, pll off 8 mhz 4.4 5.2 5.2 5.4 2.7 2.9 2.9 3.0 1 mhz 1 1.3 1.3 1.4 0.7 0.9 0.9 0.9 hsi clock, pll on 48 mhz 22 22.8 22.8 23.8 11.8 12.7 12.7 13.3 32 mhz 15 15.5 15.5 16.0 7.6 8.7 8.7 9.0 24 mhz 12.2 13.2 13.2 13.6 7.2 7.9 7.9 8.1 hsi clock, pll off 8 mhz 4.4 5.2 5.2 5.4 2.7 2.9 2.9 3.0 supply current in run mode, code executing from ram hse bypass, pll on 48 mhz 22.2 23.2 (2) 23.2 24.4 (2) 12.0 12.7 (2) 12.7 13.3 (2) 32 mhz 15.4 16.3 16.3 16.8 7.8 8.7 8.7 9.0 24 mhz 11.2 12.2 12.2 12.8 6.2 7.9 7.9 8.1 hse bypass, pll off 8 mhz 4.0 4.5 4.5 4.7 1.9 2.9 2.9 3.0 1 mhz 0.6 0.8 0.8 0.9 0.3 0.6 0.6 0.7 hsi clock, pll on 48 mhz 22.2 23.2 23.2 24. 4 12.0 12.7 12.7 13.3 32 mhz 15.4 16.3 16.3 16.8 7.8 8.7 8.7 9.0 24 mhz 11.2 12.2 12.2 12.8 6.2 7.9 7.9 8.1 hsi clock, pll off 8 mhz 4.0 4.5 4.5 4.7 1.9 2.9 2.9 3.0 supply current in sleep mode, code executing from flash or ram hse bypass, pll on 48 mhz 14 15.3 (2) 15.3 16.0 (2) 2.8 3.0 (2) 3.0 3.2 (2) 32 mhz 9.5 10.2 10.2 10.7 2.0 2.1 2.1 2.3 24 mhz 7.3 7.8 7.8 8.3 1.5 1.7 1.7 1.9 hse bypass, pll off 8 mhz 2.6 2.9 2.9 3.0 0.6 0.8 0.8 0.8 1 mhz 0.4 0.6 0.6 0.6 0.2 0.4 0.4 0.4 hsi clock, pll on 48 mhz 14 15.3 15.3 16.0 3.8 4.0 4.1 4.2 32 mhz 9.5 10.2 10.2 10.7 2.6 2.7 2.8 2.8 24 mhz 7.3 7.8 7.8 8.3 2.0 2.1 2.1 2.1 hsi clock, pll off 8 mhz 2.6 2.9 2.9 3.0 0.6 0.8 0.8 0.8 1. data based on characterization results, not tested in production unless otherwise specified. 2. data based on characterization results and test ed in production with c ode executing from ram. electrical characteristics stm32f051x 48/105 doc id 022265 rev 3 table 26. typical and maximum current consumption from the v dda supply symbol parameter conditions (1) f hclk v dda = 2.4 v v dda = 3.6 v unit typ max @ t a (2) typ max @ t a (2) 25 c 85 c 105 c 25 c 85 c 105 c i dda supply current in run mode, code executing from flash or ram hse bypass, pll on 48 mhz 150 170 178 182 164 183 195 198 a 32 mhz 104 121 126 128 113 129 135 138 24 mhz 82 96 100 103 88 102 106 108 hse bypass, pll off 8 mhz 2.0 2.7 3.1 3.3 3.5 3.8 4.1 4.4 1 mhz 2.0 2.7 3.1 3.3 3.5 3.8 4.1 4.4 hsi clock, pll on 48 mhz 220 240 248 252 244 263 275 278 32 mhz 174 191 196 198 193 209 215 218 24 mhz 152 167 173 174 168 183 190 192 hsi clock, pll off 8 mhz 72 79 82 83 83.5 91 94 95 supply current in sleep mode, code executing from flash or ram hse bypass, pll on 48 mhz 150 170 178 182 164 183 195 198 32 mhz 104 121 126 128 113 129 135 138 24 mhz 82 96 100 103 88 102 106 108 hse bypass, pll off 8 mhz 2.0 2.7 3.1 3.3 3.5 3.8 4.1 4.4 1 mhz 2.0 2.7 3.1 3.3 3.5 3.8 4.1 4.4 hsi clock, pll on 48 mhz 220 240 248 252 244 263 275 278 32 mhz 174 191 196 198 193 209 215 218 24 mhz 152 167 173 174 168 183 190 192 hsi clock, pll off 8 mhz 72 79 82 83 83.5 91 94 95 1. current consumption from the v dda supply is independent of whether the perip herals are on or off. furthermore when the pll is off, i dda is independent from the frequency. 2. data based on characterization results, not tested in production. stm32f051x electrical characteristics doc id 022265 rev 3 49/105 table 27. typical and maximum v dd consumption in stop and standby modes symbol parameter conditions typ @v dd (v dd = v dda )max (1) unit 2.0 v 2.4 v 2.7 v 3.0 v 3.3 v 3.6 v t a = 25 c t a = 85 c t a = 105 c i dd supply current in stop mode regulator in run mode, all oscillators off 15 15.1 15.25 15.45 15.7 16 22 (2) 48 64 (2) a regulator in low-power mode, all oscillators off 3.15 3.25 3.35 3.45 3.7 4 7 (2) 32 45 (2) supply current in standby mode lsi on and iwdg on 0.8 0.95 1.05 1.2 1.35 1.5 - - - lsi off and iwdg off 0.65 0.75 0.85 0.95 1.1 1.3 2 (2) 2.5 3 (2) 1. data based on characterization results, not tested in production unless otherwise specified. 2. data based on characterization results and tested in production. electrical characteristics stm32f051x 50/105 doc id 022265 rev 3 table 28. typical and maximum v dda consumption in stop and standby modes symbol parameter conditions typ @v dd (v dd = v dda )max (1) unit 2.0 v 2.4 v 2.7 v 3.0 v 3.3 v 3.6 v t a = 25 c t a = 85 c t a = 105 c i dda supply current in stop mode v dda monitoring on regulator in run mode, all oscillators off 1.85 2 2.15 2.3 2.45 2.6 3.5 3.5 4.5 a regulator in low-power mode, all oscillators off 1.85 2 2.15 2.3 2.45 2.6 3.5 3.5 4.5 supply current in standby mode lsi on and iwdg on 2.25 2.5 2.65 2.85 3.05 3.3 - - - lsi off and iwdg off 1.75 1.9 2 2.15 2.3 2.5 3.5 3.5 4.5 supply current in stop mode v dda monitoring off regulator in run mode, all oscillators off 1.11 1.15 1.18 1.22 1.27 1.35 - - - regulator in low-power mode, all oscillators off 1.11 1.15 1.18 1.22 1.27 1.35 - - - supply current in standby mode lsi on and iwdg on 1.5 1.58 1.65 1.78 1.91 2.04 - - - lsi off and iwdg off 1 1.02 1.05 1.05 1.15 1.22 - - - 1. data based on characterization results, not tested in production. table 29. typical and maximum current consumption from v bat supply symbol parameter conditions typ @ v bat max (1) unit = 1.65 v = 1.8 v = 2.4 v = 2.7 v = 3.3 v = 3.6 v t a = 25 c t a = 85 c t a = 105 c i dd _ vbat backup domain supply current lse & rtc on; "xtal mode": lower driving capability; lsedrv[1:0] = '00' 0.41 0.43 0.53 0.58 0.71 0.80 0.85 1.1 1.5 a lse & rtc on; "xtal mode" higher driving capability; lsedrv[1:0] = '11' 0.71 0.75 0.85 0.91 1.06 1.16 1.25 1.55 2 1. data based on characterization results, not tested in production. stm32f051x electrical characteristics doc id 022265 rev 3 51/105 typical current consumption the mcu is placed under the following conditions: v dd =v dda =3.3 v all i/o pins are in analog input configuration the flash access time is adjusted to f hclk frequency (0 wait states from 0 to 24 mhz, 1 wait state above) prefetch is on when the peripherals are enabled, otherwise it is off when the peripherals are enabled, f pclk = f hclk pll is used for frequencies greater than 8 mhz ahb prescaler of 2, 4, 8 and 16 is used for the frequencies 4 mhz, 2 mhz, 1 mhz and 500 khz respectively a development tool is connected to the board and the parasitic pull-up current is around 30 a table 30. typical current consumption in run mode, code with data processing running from flash symbol parameter conditions f hclk typ unit peripherals enabled peripherals disabled i dd supply current in run mode from v dd supply running from hse crystal clock 8 mhz, code executing from flash 48 mhz 23.3 11.5 ma 36 mhz 17.6 9.0 32 mhz 15.9 8.0 24 mhz 12.4 7.5 16 mhz 8.5 5.2 8 mhz 4.5 3.0 4 mhz 2.8 1.9 2 mhz 1.7 1.3 1 mhz 1.3 1.0 500 khz 1.0 0.9 i dda supply current in run mode from v dda supply 48 mhz 158 158 a 36 mhz 120 120 32 mhz 108 108 24 mhz 83 83 16 mhz 60 60 8 mhz 2.43 2.43 4 mhz 2.43 2.43 2 mhz 2.43 2.43 1 mhz 2.43 2.43 500 khz 2.43 2.43 electrical characteristics stm32f051x 52/105 doc id 022265 rev 3 table 31. typical current consumption in sleep mode, code running from flash or ram symbol parameter conditions f hclk typ unit peripherals enabled peripherals disabled i dd supply current in sleep mode from v dd supply running from hse crystal clock 8 mhz, code executing from flash or ram 48 mhz 13.9 2.98 ma 36 mhz 10.55 2.84 32 mhz 9.6 2.6 24 mhz 7.23 2.09 16 mhz 5.01 1.58 8 mhz 2.68 0.99 4 mhz 1.81 0.85 2 mhz 1.27 0.77 1 mhz 1.03 0.73 500 khz 0.9 0.71 125 khz 0.78 0.69 i dda supply current in sleep mode from v dda supply 48 mhz 158 157 a 36 mhz 119 119 32 mhz 108 107 24 mhz 83 83 16 mhz 60 60 8 mhz 2.36 2.38 4 mhz 2.36 2.38 2 mhz 2.36 2.38 1 mhz 2.36 2.38 500 khz 2.36 2.38 125 khz 2.36 2.38 stm32f051x electrical characteristics doc id 022265 rev 3 53/105 i/o system current consumption the current consumption of the i/o system has two components: static and dynamic. i/o static current consumption all the i/os used as inputs with pull-up generate current consumption when the pin is externally held low. the value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in table 50: i/o static characteristics . for the output pins, any external pull-down or external load must also be considered to estimate the current consumption. additional i/o current consumption is due to i/os configured as inputs if an intermediate voltage level is externally applied. this current consumption is caused by the input schmitt trigger circuits used to discriminate the input value. unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these i/os in analog mode. this is notably the case of adc input pins which should be configured as analog inputs. caution: any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. to avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. this can be done either by using pull-up/down resistors or by configuring the pins in output mode. i/o dynamic current consumption in addition to the internal peripheral current consumption measured previously (see table 33: peripheral current consumption ), the i/os used by an application also contribute to the current consumption. when an i/o pin switches, it uses the current from the mcu supply voltage to supply the i/o pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin: where i sw is the current sunk by a switching i/o to charge/discharge the capacitive load v dd is the mcu supply voltage f sw is the i/o switching frequency c is the total capacitance seen by the i/o pin: c = c int + c ext + c s c s is the pcb board capacita nce including the pad pin. the test pin is configured in push-pull output mode and is toggled by software at a fixed frequency. i sw v dd f sw c = electrical characteristics stm32f051x 54/105 doc id 022265 rev 3 table 32. switching output i/o current consumption symbol parameter conditions (1) 1. c s = 7 pf (estimated value). i/o toggling frequency (f sw ) typ unit i sw i/o current consumption v dd = 3.3 v c =c int 4 mhz 0.07 ma 8 mhz 0.15 16 mhz 0.31 24 mhz 0.53 48 mhz 0.92 v dd = 3.3 volts c ext = 0 pf c = c int + c ext + c s 4 mhz 0.18 8 mhz 0.37 16 mhz 0.76 24 mhz 1.39 48 mhz 2.188 v dd = 3.3 volts c ext = 10 pf c = c int + c ext + c s 4 mhz 0.32 8 mhz 0.64 16 mhz 1.25 24 mhz 2.23 48 mhz 4.442 v dd = 3.3 volts c ext = 22 pf c = c int + c ext + c s 4 mhz 0.49 8 mhz 0.94 16 mhz 2.38 24 mhz 3.99 v dd = 3.3 volts c ext = 33 pf c = c int + c ext + c s 4 mhz 0.64 8 mhz 1.25 16 mhz 3.24 24 mhz 5.02 v dd = 3.3 volts c ext = 47 pf c = c int + c ext + c s c = c int 4 mhz 0.81 8 mhz 1.7 16 mhz 3.67 v dd = 2.4 volts c ext = 47 pf c = c int + c ext + c s c = c int 4 mhz 0.66 8 mhz 1.43 16 mhz 2.45 24 mhz 4.97 stm32f051x electrical characteristics doc id 022265 rev 3 55/105 on-chip peripheral current consumption the current consumption of the on-chip peripherals is given in ta bl e 3 3 . the mcu is placed under the following conditions: all i/o pins are in input mode with a static value at v dd or v ss (no load) all peripherals are disabled unless otherwise mentioned the given value is calculated by measuring the current consumption ? with all peripherals clocked off ? with only one peripheral clocked on ambient operating temperature and v dd supply voltage conditions summarized in ta bl e 1 7 electrical characteristics stm32f051x 56/105 doc id 022265 rev 3 table 33. peripheral current consumption peripheral typical consumption at 25 c unit i dd i dda adc (1) 1. adc is in ready state after setting the aden bit in the adc_cr register (adrdy bit in adc_isr is high). 0.53 0.964 ma cec 0.24 - crc 0.10 - dac (2) 2. dac channel 1 enabled by setting en1 bit in dac_cr. 0.27 0.408 dbgmcu 0.18 - dma 0.35 - gpioa 0.48 - gpiob 0.58 - gpioc 0.12 - gpiod 0.04 - gpiof 0.06 - i2c1 0.43 - i2c2 0.42 - pwr 0.22 - spi1/i2s1 0.63 - spi2 0.53 - syscfg & comp 0.28 see note (3) 3. comp i dda is specified as i dd(comp) in table 58: comparator characteristics tim1 1.01 - tim2 1.00 - tim3 0.78 - tim6 0.32 - tim14 0.45 - tim15 0.66 - tim16 0.57 - tim17 0.59 - tsc 0.28 - usart1 1.07 - usart2 0.48 - wwdg 0.22 - stm32f051x electrical characteristics doc id 022265 rev 3 57/105 6.3.6 external cloc k source characteristics high-speed external user clock generated from an external source in bypass mode the hse oscillator is switched off and the input pin is a standard gpio. the external clock signal has to respect the i/o characteristics in section 6.3.13 . however, the recommended clock input waveform is shown in figure 12 . figure 12. high-speed external clock source ac timing diagram table 34. high-speed external user clock characteristics symbol parameter (1) 1. guaranteed by design, not tested in production. conditions min typ max unit f hse_ext user external clock source frequency 1832mhz v hseh osc_in input pin high level voltage 0.7v dd -v dd v v hsel osc_in input pin low level voltage v ss -0.3v dd t w(hseh) t w(hsel) osc_in high or low time 15 - - ns t r(hse) t f(hse) osc_in rise or fall time - - 20 - 3 6 6 ( 3 % ( t f ( 3 % 4 ( 3 % t t r ( 3 % 6 ( 3 % , t 7 ( 3 % ( t 7 ( 3 % , electrical characteristics stm32f051x 58/105 doc id 022265 rev 3 low-speed external user clock generated from an external source in bypass mode the lse oscilla tor is switched off and the in put pin is a standard gpio. the external clock signal has to respect the i/o characteristics in section 6.3.13 . however, the recommended clock input waveform is shown in figure 13 . figure 13. low-speed external clock source ac timing diagram table 35. low-speed external user clock characteristics symbol parameter (1) 1. guaranteed by design, not tested in production. conditions min typ max unit f lse_ext user external clock source frequency - 32.768 1000 khz v lseh osc32_in input pin high level voltage 0.7v dd -v dd v v lsel osc32_in input pin low level voltage v ss -0.3v dd t w(lseh) t w(lsel) osc32_in high or low time 450 - - ns t r(lse) t f(lse) osc32_in rise or fall time - - 50 - 3 6 6 , 3 % ( t f , 3 % 4 , 3 % t t r , 3 % 6 , 3 % , t 7 , 3 % ( t 7 , 3 % , stm32f051x electrical characteristics doc id 022265 rev 3 59/105 high-speed external clock generated from a crystal/ceramic resonator the high-speed external (hse) clock can be supplied with a 4 to 32 mhz crystal/ceramic resonator oscillator. all the information given in this paragraph are based on design simulation results obtained with typi cal external components specified in ta b l e 3 6 . in the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy). for c l1 and c l2 , it is recommended to use high-quality external ceramic capacitors in the 5 pf to 20 pf range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see figure 14 ). c l1 and c l2 are usually the same size. the crystal manufacturer typically specifies a load capacitance which is the series combination of c l1 and c l2 . pcb and mcu pin capacitance must be included (10 pf can be used as a rough estimate of the comb ined pin and board capacitance) when sizing c l1 and c l2 . note: for information on electing the crystal, refer to the applicatio n note an2867 ?oscillator design guide for st microcontrollers? available from the st website www.st.com. table 36. hse oscillator characteristics symbol parameter conditions (1) 1. resonator characte ristics given by the crystal/ ceramic resonator manufacturer. min (2) typ max (2) 2. guaranteed by design, not tested in production. unit f osc_in oscillator frequency 4 8 32 mhz r f feedback resistor - 200 - k i dd hse current consumption during startup (3) 3. this consumption level occurs during the first 2/3 of the t su(hse) startup time -8.5 ma v dd =3.3 v, rm= 30 , cl=10 pf@8 mhz -0.4- v dd =3.3 v, rm= 45 , cl=10 pf@8 mhz -0.5- v dd =3.3 v, rm= 30 , cl=5 pf@32 mhz -0.8- v dd =3.3 v, rm= 30 , cl=10 pf@32 mhz -1- v dd =3.3 v, rm= 30 , cl=20 pf@32 mhz -1.5- g m oscillator transconductance startup 10 - - ma/v t su(hse) (4) 4. t su(hse) is the startup time measured from the moment it is enabled (by software) to a stabilized 8 mhz oscillation is reached. this value is measured for a standard crystal resonat or and it can vary significantly with the crystal manufacturer startup time v dd is stabilized - 2 - ms electrical characteristics stm32f051x 60/105 doc id 022265 rev 3 figure 14. typical application with an 8 mhz crystal 1. r ext value depends on the cr ystal characteristics. - 3 6 / 3 # ? / 5 4 / 3 # ? ) . f ( 3 % # , 2 & - ( z r e s o n a t o r 2 % 8 4 # , 2 e s o n a t o r w i t h i n t e g r a t e d c a p a c i t o r s " i a s c o n t r o l l e d g a i n stm32f051x electrical characteristics doc id 022265 rev 3 61/105 low-speed external clock generated from a crystal resonator the low-speed external (lse) clock can be supplied with a 32.768 khz crystal resonator oscillator. all the information given in this pa ragraph are based on de sign simulation results obtained with typica l external components specified in ta bl e 3 7 . in the application, the resonator and the load capacitors have to be placed as clos e as possible to the oscillator pins in order to minimize output distortion a nd startup stabilization time. refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy). note: for information on selecting the crystal, refer to the app lication note an 2867 ?oscillator design guide for st microcontrollers? available from the st website www.st.com. table 37. lse oscillator characteristics (f lse = 32.768 khz) symbol parameter conditions (1) min (2) typ max (2) unit i dd lse current consumption lsedrv[1:0]=00 lower driving capability -0.50.9 a lsedrv[1:0]= 01 medium low driving capability --1 lsedrv[1:0] = 10 medium high driving capability --1.3 lsedrv[1:0]=11 higher driving capability --1.6 g m oscillator transconductance lsedrv[1:0]=00 lower driving capability 5- - a/v lsedrv[1:0]= 01 medium low driving capability 8- - lsedrv[1:0] = 10 medium high driving capability 15 - - lsedrv[1:0]=11 higher driving capability 25 - - t su(lse) (3) startup time v dd is stabilized - 2 - s 1. refer to the note and caution paragraphs below the table, and to the application note an2867 ?oscillator design guide for st microcontrollers?. 2. guaranteed by design, not tested in production. 3. t su(lse) is the startup time measured from the moment it is enab led (by software) to a stabili zed 32.768 khz oscillation is reached. this value is measured for a standard crystal and it can vary significantly wi th the crystal manufacturer electrical characteristics stm32f051x 62/105 doc id 022265 rev 3 figure 15. typical application with a 32.768 khz crystal note: an external resistor is not required between osc32_in and osc32_out and it is forbidden to add one. 6.3.7 internal clock source characteristics the parameters given in ta bl e 3 8 are derived from tests performed under ambient temperature and supply voltage conditions summarized in ta b l e 2 0 . high-speed internal (hsi) rc oscillator - 3 / 3 # ? / 5 4 / 3 # ? ) . f , 3 % # , k ( z r e s o n a t o r # , 2 e s o n a t o r w i t h i n t e g r a t e d c a p a c i t o r s $ r i v e p r o g r a m m a b l e a m p l i f i e r table 38. hsi oscillator characteristics (1) 1. v dda = 3.3 v, t a = ?40 to 105 c unless otherwise specified. symbol parameter conditions min typ max unit f hsi frequency - 8 mhz trim hsi user trimming step - - 1 (2) 2. guaranteed by design, not tested in production. % ducy (hsi) duty cycle 45 (2) -55 (2) % acc hsi accuracy of the hsi oscillator (factory calibrated) t a = ?40 to 105 c ?3.8 (3) 3. data based on characterization results, not tested in production. -4.6 (3) % t a = ?10 to 85 c ?2.9 (3) -2.9 (3) % t a = 0 to 70 c ?1.3 (3) -2.2 (3) % t a = 25 c ?1 - 1 % t su(hsi) hsi oscillator startup time 1 (2) -2 (2) s i dd(hsi) hsi oscillator power consumption - 80 100 (2) a stm32f051x electrical characteristics doc id 022265 rev 3 63/105 high-speed internal 14 mhz (hsi14) rc oscillator (dedicated to adc) low-speed internal (lsi) rc oscillator wakeup time from low-power mode the wakeup times given in ta b l e 4 1 is measured on a wakeup phase with a 8-mhz hsi rc oscillator. the event used to wake up the de vice depends from the current operating mode: stop or sleep mode: the wakeup event is wfe the wakeup pin used in stop and sleep mode is pa0 and in standby mode is the pa1. all timings are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta bl e 2 0 . table 39. hsi14 oscillator characteristics (1) 1. v dda = 3.3 v, t a = ?40 to 105 c unless otherwise specified. symbol parameter conditions min typ max unit f hsi14 frequency - 14 mhz trim hsi14 user-trimming step - - 1 (2) 2. guaranteed by design, not tested in production. % ducy (hsi14) duty cycle 45 (2) -55 (2) % acc hsi14 accuracy of the hsi14 oscillator (factory calibrated) t a = ?40 to 105 c ?4.2 (3) 3. data based on characterization results, not tested in production. -5.1 (3) % t a = ?10 to 85 c ?3.2 (3) -3.1 (3) % t a = 0 to 70 c ?1.3 (3) -2.2 (3) % t a = 25 c ?1 - 1 % t su(hsi14) hsi14 oscillator startup time 1 (2) -2 (2) s i dd(hsi14) hsi14 oscillator power consumption -100150 (2) a table 40. lsi oscillator characteristics (1) 1. v dda = 3.3 v , t a = ?40 to 105 c unless otherwise specified. symbol parameter min typ max unit f lsi frequency 30 40 50 khz t su(lsi) (2) 2. guaranteed by design, not tested in production. lsi oscillator startup time - - 85 s i dd(lsi) (2) lsi oscillator power consumption - 0.75 1.2 a electrical characteristics stm32f051x 64/105 doc id 022265 rev 3 6.3.8 pll characteristics the parameters given in ta bl e 4 2 are derived from tests performed under ambient temperature and supply voltage conditions summarized in ta b l e 2 0 . 6.3.9 memory characteristics flash memory the characteristics are given at t a = ?40 to 105 c unless otherwise specified. table 41. low-power mode wakeup timings symbol parameter conditions typ @v dd max unit = 2.0 v = 2.4 v = 2.7 v = 3 v = 3.3 v t wustop wakeup from stop mode regulator in run mode 4.24.24.24.24.25 s regulator in low power mode 8.05 7.05 6.6 6.27 6.05 9 t wustandby wakeup from standby mode 60.35 55.6 53.5 52.02 50.96 t wusleep wakeup from sleep mode 1.11.11.11.11.1 table 42. pll characteristics symbol parameter value unit min typ max f pll_in pll input clock (1) 1. take care to use the appropriate multiplier factors to obtain pll input clock values compatible with the range defined by f pll_out . 1 (2) 8.0 24 (2) mhz pll input clock duty cycle 40 (2) -60 (2) % f pll_out pll multiplier output clock 16 (2) -48mhz t lock pll lock time - - 200 (2) 2. guaranteed by design, not tested in production. s jitter pll cycle-to-cycle jitter - - 300 (2) ps stm32f051x electrical characteristics doc id 022265 rev 3 65/105 table 43. flash memory characteristics symbol parameter conditions min typ max (1) 1. guaranteed by design, not tested in production. unit t prog 16-bit programming time t a = ?40 to +105 c 40 53.5 60 s t erase page (1 kb) erase time t a = ?40 to +105 c 20 - 40 ms t me mass erase time t a = ?40 to +105 c 20 - 40 ms i dd supply current write mode - - 10 ma erase mode - - 12 ma v prog programming voltage 2 - 3.6 v table 44. flash memory endurance and data retention symbol parameter conditions value unit min (1) 1. data based on characterization results, not tested in production. n end endurance t a = ?40 to +85 c (6 suffix versions) t a = ?40 to +105 c (7 suffix versions) 10 kcycles t ret data retention 1 kcycle (2) at t a = 85 c 2. cycling performed over t he whole temperature range. 30 ye a r s 1 kcycle (2) at t a = 105 c 10 10 kcycles (2) at t a = 55 c 20 electrical characteristics stm32f051x 66/105 doc id 022265 rev 3 6.3.10 emc characteristics susceptibility tests ar e performed on a sample basis during device characterization. functional ems (electromagnetic susceptibility) while a simple application is executed on the device (toggling 2 leds through i/o ports). the device is stressed by two electromagnetic events until a failure occurs. the failure is indicated by the leds: electrostatic discharge (esd) (positive and negative) is applied to all device pins until a functional disturbance occurs. this test is compliant with the iec 61000-4-2 standard. ftb : a burst of fast transient voltage (positive and negative) is applied to v dd and v ss through a 100 pf capacitor, until a functional disturbance occurs. this test is compliant with the iec 61000-4-4 standard. a device reset allows normal operations to be resumed. the test results are given in ta b l e 4 5 . they are based on the ems levels and classes defined in application note an1709. designing hardened software to avoid noise problems emc characterization and optimization are performed at component level with a typical application environment and simplified mcu software. it should be noted that good emc performance is highly dependent on the user application and the software in particular. therefore it is recommended that the user applies emc software optimization and prequalification tests in relation with the emc level requested for his application. software recommendations the software flowchart must include the management of runaway conditions such as: corrupted program counter unexpected reset critical data corruption (control registers...) table 45. ems characteristics symbol parameter conditions level/ class v fesd voltage limits to be applied on any i/o pin to induce a functional disturbance v dd = 3.3 v, lqfp64, t a = +25 c, f hclk = 48 mhz conforms to iec 61000-4-2 2b v eftb fast transient voltage burst limits to be applied through 100 pf on v dd and v ss pins to induce a functional disturbance v dd = 3.3 v, lqfp64, t a = +25 c, f hclk = 48 mhz conforms to iec 61000-4-4 3b stm32f051x electrical characteristics doc id 022265 rev 3 67/105 prequalification trials most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forci ng a low state on the nrst pin or the oscillator pins for 1 second. to complete these trials, esd stress can be applied directly on the device, over the range of specification values. when unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note an1015). electromagnetic interference (emi) the electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 leds through the i/o ports). this emission test is compliant with iec 61967-2 standard which specifies the test board and the pin loading. 6.3.11 electrical sensi tivity characteristics based on three different tests (esd, lu) using specific measurement methods, the device is stressed in order to determine its perfor mance in terms of electrical sensitivity. electrostatic discharge (esd) electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. the sample size depends on the number of supply pins in the device (3 parts (n+1) supply pins). this test conforms to the jesd22-a114/c101 standard. table 46. emi characteristics symbol parameter conditions monitored frequency band max vs. [f hse /f hclk ] unit 8/48 mhz s emi peak level v dd = 3.6 v, t a = 25 c, lqfp64 package compliant with iec 61967-2 0.1 to 30 mhz -3 dbv 30 to 130 mhz 28 130 mhz to 1ghz 23 sae emi level 4 - table 47. esd absolute maximum ratings symbol ratings conditions class maximum value (1) 1. data based on characterization results, not tested in production. unit v esd(hbm) electrostatic discharge voltage (human body model) t a = +25 c, conforming to jesd22-a114 22000 v v esd(cdm) electrostatic discharge voltage (charge device model) t a = +25 c, conforming to jesd22-c101 ii 500 electrical characteristics stm32f051x 68/105 doc id 022265 rev 3 static latch-up two complementary static tests are required on six parts to assess the latch-up performance: a supply overvoltage is applied to each power supply pin a current injection is applied to each input, output and configurable i/o pin these tests are compliant with eia/jesd 78a ic latch-up standard. 6.3.12 i/o current in jection characteristics as a general rule, current injection to the i/o pins, due to external voltage below v ss or above v dd (for standard, 3 v-capable i/o pins) should be avoided during normal product operation. however, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection a ccidentally happens, susceptibilit y tests are performed on a sample basis during device characterization. functional susceptibility to i/o current injection while a simple application is executed on the device, the device is stressed by injecting current into the i/o pins programmed in floating input mode. while current is injected into the i/o pin, one at a time, the device is checked for functional failures. the failure is indicated by an out of range parameter: adc error above a certain limit (>5 lsb tue), out of conventional limits of current injection on adjacent pins (lower than ? 5a or lower than ? 10 a), or other functional failure (f or example reset, oscillator frequency deviation). the characterization results are given in ta b l e 4 9 . table 48. electrical sensitivities symbol parameter conditions class lu static latch-up class t a = +105 c conforming to jesd78a ii level a table 49. i/o current injection susceptibility symbol description functional susceptibility unit negative injection positive injection i inj injected current on boot0, pf0-osc_in and pf1-osc_out pins ?0 na ma injected current on pa10, pa12, pb4, pb5, pb10, pb15 and pd2 with current injection on adjacent pins > ?5 a and stm32f051x electrical characteristics doc id 022265 rev 3 69/105 6.3.13 i/o port characteristics general input/output characteristics unless otherwise specified, the parameters given in ta bl e 5 0 are derived from tests performed under the conditions summarized in ta b l e 2 0 . all i/os are cmos and ttl compliant. table 50. i/o static characteristics symbol parameter conditions min typ max unit v il standard i/o input low level voltage ?0.3 - 0.3v dd +0.07 v tta i/o input low level voltage ?0.3 - 0.3v dd +0.07 ft and ftf (1) i/o input low level voltage ?0.3 - 0.475v dd ?0.2 boot0 input low level voltage 0 - 0.3v dd ?0.3 v ih standard i/o input high level voltage 0.445v dd +0.398 - v dd +0.3 tta i/o input high level voltage 0.445v dd +0.398 - v dd +0.3 ft and ftf (1) i/o input high level voltage 0.5v dd +0.2 - 5.5 boot0 input high level voltage 0.2v dd +0.95 - 5.5 v hys standard i/o schmitt trigger voltage hysteresis (2) 200 - - mv tta i/o schmitt trigger voltage hysteresis (2) 200 - - ft and ftf i/o schmitt trigger voltage hysteresis (2) 100 - - boot0 input schmitt trigger voltage hysteresis (2) 300 - - electrical characteristics stm32f051x 70/105 doc id 022265 rev 3 all i/os are cmos and ttl compliant (no software configuration required). their characteristics cover more than the strict cmos-technology or ttl parameters. the coverage of these requirements is shown in figure 16 and figure 17 for standard i/os, and in figure 18 and figure 19 for 5 v tolerant i/os. i lkg input leakage current (3) v ss v in v dd i/o tc, ft and ftf -- 0. 1 a v ss v in v dd 2 v v dd v dda 3.6 v i/o tta used in digital mode -- 0. 1 v in = 5 v i/o ft and ftf --10 v in = 3.6 v , 2 v v dd v in v dda = 3.6 v i/o tta used in digital mode --1 v ss v in v dda 2 v v dd v dda 3.6 v i/o tta used in analog mode -- 0. 2 r pu weak pull-up equivalent resistor (4) v in = v ss 30 40 50 k r pd weak pull-down equivalent resistor (4) v in = v dd 30 40 50 k c io i/o pin capacitance - 5 - pf 1. to sustain a voltage higher than v dd +0.3 the internal pull-up/pull- down resistors must be disabled. 2. hysteresis voltage between schmitt trigger switching leve ls. data based on characterizati on, not tested in production. 3. leakage could be higher than max. if negativ e current is injected on adjacent pins. 4. pull-up and pull-down resistor s are designed with a true resistance in seri es with a switchable pmos/nmos. this mos/nmos contribution to the series resistance is minimum (~10% order) . table 50. i/o static characteristics (continued) symbol parameter conditions min typ max unit stm32f051x electrical characteristics doc id 022265 rev 3 71/105 figure 16. tc and tta i/o input characteristics - cmos port figure 17. tc and tta i/o input characteristics - ttl port ms30255v1 v dd (v) v ihmin 2.0 v ilmax 0.7 v il /v ih (v) 1.3 2.0 3.6 cmos standard requirements v ihmin = 0.7v dd v ilmax = 0.3v dd +0.07 0.6 2.7 3.0 3.3 cmos standard requirements v ilmax = 0.3v dd v ihmin = 0.445v dd +0.398 input range not guaranteed ms30256v1 v dd (v) v ihmin 2.0 v ilmax 0.8 v il /v ih (v) 1.3 2.0 3.6 ttl standard requirements v ihmin = 2 v v ilmax = 0.3v dd +0.07 0.7 2.7 3.0 3.3 ttl standard requirements v ilmax = 0.8 v v ihmin = 0.445v dd +0.398 input range not guaranteed electrical characteristics stm32f051x 72/105 doc id 022265 rev 3 figure 18. five volt tolerant (ft and ftf) i/o input characteristics - cmos port figure 19. five volt tolerant (ft and ftf) i/o input characteristics - ttl port ms30257v1 v dd (v) 2.0 v il /v ih (v) 1.0 2.0 3.6 cmos standard requirements v ih min = 0.7v dd v ilmax = 0.475v dd -0.2 0.5 cmos standard requirements v ilmax = 0.3v dd v ihmin = 0.5v dd +0.2 input range not guaranteed ms30258v1 v dd (v) 2.0 v il /v ih (v) 1.0 2.0 3.6 v ilmin = 0.475v dd -0.2 0.5 v ihmin = 0.5v dd +0.2 input range not guaranteed 2.7 ttl standard requirements v ihmin = 2 v ttl standard requirements v ilmax = 0.8 v 0.8 stm32f051x electrical characteristics doc id 022265 rev 3 73/105 output driving current the gpios (general purpose input/outputs) can sink or source up to +/-8 ma, and sink or source up to +/- 20 ma (with a relaxed v ol/ v oh ). in the user application, the number of i/o pins which can drive current must be limited to respect the absolute maxi mum rating specified in section 6.2 : the sum of the currents sourced by all the i/os on v dd, plus the maximum run consumption of the mcu sourced on v dd, cannot exceed the absolute maximum rating i vdd (see ta bl e 1 8 ). the sum of the currents sunk by all the i/os on v ss plus the maximum run consumption of the mcu sunk on v ss cannot exceed the absolute maximum rating i vss (see ta b l e 1 8 ). output voltage levels unless otherwise specified, the parameters given in ta bl e 5 1 are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta bl e 2 0 . all i/os are cmos and ttl compliant (ft, tta or tc unless otherwise specified). table 51. output voltage characteristics symbol parameter conditions min max unit v ol (1) 1. the i io current sunk by the device must always resp ect the absolute maximum rating specified in table 18 and the sum of i io (i/o ports and control pins) must not exceed i vss . output low level voltage for an i/o pin when 8 pins are sunk at same time cmos port (2) i io = +8 ma 2.7 v < v dd < 3.6 v 2. ttl and cmos outputs are compatible with jedec standards jesd36 and jesd52. -0.4 v v oh (3) 3. the i io current sourced by the device must always re spect the absolute maximum rating specified in table 18 and the sum of i io (i/o ports and control pins) must not exceed i vdd . output high level voltage for an i/o pin when 8 pins are sourced at same time v dd ?0.4 - v ol (1) output low level voltage for an i/o pin when 8 pins are sunk at same time ttl port (2) i io =+ 8ma 2.7 v < v dd < 3.6 v -0.4 v v oh (3) output high level voltage for an i/o pin when 8 pins are sourced at same time 2.4 - v ol (1)(4) 4. data based on characterization results, not tested in production. output low level voltage for an i/o pin when 5 pins are sunk at same time i io = +20 ma 2.7 v < v dd < 3.6 v -1.3 v v oh (3)(4) output high level voltage for an i/o pin when 5 pins are sourced at same time v dd ?1.3 - v ol (1)(4) output low level voltage for an i/o pin when 8 pins are sunk at same time i io = +6 ma 2 v < v dd < 2.7 v -0.4 v v oh (3)(4) output high level voltage for an i/o pin when 8 pins are sourced at same time v dd ?0.4 - v olfm+ output low level voltage for an ftf i/o pin in fm+ mode i io = +20 ma 2.7 v < v dd < 3.6 v -0.4v electrical characteristics stm32f051x 74/105 doc id 022265 rev 3 input/output ac characteristics the definition and values of input/output ac characteristics are given in figure 20 and ta bl e 5 2 , respectively. unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and v dd supply voltage conditions summarized in ta bl e 2 0 . table 52. i/o ac characteristics (1) ospeedry [1:0] value (1) symbol parameter conditions min max unit x0 f max(io)out maximum frequency (2) c l = 50 pf, v dd = 2 v to 3.6 v - 2 mhz t f(io)out output high to low level fall time c l = 50 pf, v dd = 2 v to 3.6 v -125 (3) ns t r(io)out output low to high level rise time -125 (3) 01 f max(io)out maximum frequency (2) c l = 50 pf, v dd = 2 v to 3.6 v - 10 mhz t f(io)out output high to low level fall time c l = 50 pf, v dd = 2 v to 3.6 v -25 (3) ns t r(io)out output low to high level rise time -25 (3) 11 f max(io)out maximum frequency (2) c l = 30 pf, v dd = 2.7 v to 3.6 v - 50 mhz c l = 50 pf, v dd = 2.7 v to 3.6 v - 30 mhz c l = 50 pf, v dd = 2 v to 2.7 v - 20 mhz t f(io)out output high to low level fall time c l = 30 pf, v dd = 2.7 v to 3.6 v - 5 (3) ns c l = 50 pf, v dd = 2.7 v to 3.6 v - 8 (3) c l = 50 pf, v dd = 2 v to 2.7 v - 12 (3) t r(io)out output low to high level rise time c l = 30 pf, v dd = 2.7 v to 3.6 v - 5 (3) c l = 50 pf, v dd = 2.7 v to 3.6 v - 8 (3) c l = 50 pf, v dd = 2 v to 2.7 v - 12 (3) fm+ configuration (4) f max(io)out maximum frequency (2) tbd - tbd mhz t f(io)out output high to low level fall time tbd - tbd ns t r(io)out output low to high level rise time tbd - tbd t extipw pulse width of external signals detected by the exti controller 10 - ns 1. the i/o speed is configured using the ospeedrx[1:0] bits . refer to the rm0091 reference manual for a description of gpio port configuration register. 2. the maximum frequency is defined in figure 20 . 3. guaranteed by design, not tested in production. 4. the i/o speed configuration is bypas sed in fm+ i/o mode. refer to the st m32f05xxx reference manual rm0091 for a description of fm+ i/o mode configuration. stm32f051x electrical characteristics doc id 022265 rev 3 75/105 figure 20. i/o ac characteristics definition ai14131 10% 90% 50% t r(io)out output ext ernal on 50pf maximum frequency is achieved if (t r + t f ) 2/3)t and if the duty cycle is (45-55%) 10 % 50% 90% when loaded by 50pf t t r(io)out electrical characteristics stm32f051x 76/105 doc id 022265 rev 3 6.3.14 nrst pin characteristics the nrst pin input driver uses cmos techno logy. it is connected to a permanent pull-up resistor, r pu (see ta bl e 5 0 ). unless otherwise specified, the parameters given in ta bl e 5 3 are derived from tests performed under ambient temperature and vdd supply voltage conditions summarized in ta bl e 2 0 . figure 21. recommended nrst pin protection 1. the reset network protects t he device against par asitic resets. 2. the user must ensure that the level on the nrst pin can go below the v il(nrst) max level specified in table 53 . otherwise the reset will not be taken into account by the device. table 53. nrst pin characteristics symbol parameter conditions min typ max unit v il(nrst) (1) 1. guaranteed by design, not tested in production. nrst input low level voltage ?0.3 - 0.8 v v ih(nrst) (1) nrst input high level voltage 2 - v dd +0.3 v hys(nrst) nrst schmitt trigger voltage hysteresis - 200 - mv r pu weak pull-up equivalent resistor (2) 2. the pull-up is designed with a true resistance in seri es with a switchable pmos . this pmos contribution to the series resistance must be minimum (~10% order) . v in = v ss 30 40 50 k v f(nrst) (1) nrst input filtered pulse - - 100 ns v nf(nrst) (1) nrst input not filtered pulse 300 - - ns - 3 6 2 0 5 . 2 3 4 6 $ $ & i l t e r ) n t e r n a l 2 e s e t ? & % x t e r n a l r e s e t c i r c u i t stm32f051x electrical characteristics doc id 022265 rev 3 77/105 6.3.15 12-bit adc characteristics unless otherwise specified, the parameters given in ta bl e 5 4 are preliminary values derived from tests performed under ambient temperature, f pclk2 frequency and v dda supply voltage conditions summarized in ta bl e 2 0 . note: it is recommended to perform a calibration after each power-up. table 54. adc characteristics symbol parameter conditions min typ max unit v dda analog supply voltage for adc on 2.4 - 3.6 v f adc adc clock frequency 0.6 - 14 mhz f s (1) sampling rate 0.05 - 1 mhz f trig (1) external trigger frequency f adc = 14 mhz - - 823 khz --171/f adc v ain conversion voltage range 0 - v dda v r ain (1) external input impedance see equation 1 and ta bl e 5 5 for details --50k r adc (1) sampling switch resistance - - 1 k c adc (1) internal sample and hold capacitor --8pf t cal (1) calibration time f adc = 14 mhz 5.9 s 83 1/f adc t latr (1) trigger conversion latency f adc = f pclk /2 = 14 mhz 0.196 s f adc = f pclk /2 5.5 1/f pclk f adc = f pclk /4 = 12 mhz 0.219 s f adc = f pclk /4 10.5 1/f pclk f adc = f hsi14 = 14 mhz 0.188 - 0.259 s jitter adc adc jitter on trigger conversion f adc = f hsi14 -1-1/f hsi14 t s (1) sampling time f adc = 14 mhz 0.107 - 17.1 s 1.5 - 239.5 1/f adc t stab (1) power-up time 0 0 1 s t conv (1) total conversion time (including sampling time) f adc = 14 mhz 1 18 s 14 to 252 (t s for sampling +12.5 for successive approximation) 1/f adc 1. guaranteed by design, not tested in production. electrical characteristics stm32f051x 78/105 doc id 022265 rev 3 equation 1: r ain max formula the formula above ( equation 1 ) is used to determine the maximum external impedance allowed for an error below 1/4 of lsb. here n = 12 (from 12-bit resolution). table 55. r ain max for f adc = 14 mhz (1) 1. guaranteed by design, not tested in production. t s (cycles) t s (s) r ain max (k ) 1.5 0.11 0.4 7.5 0.54 5.9 13.5 0.96 11.4 28.5 2.04 25.2 41.5 2.96 37.2 55.5 3.96 50 71.5 5.11 na 239.5 17.1 na table 56. adc accuracy (1)(2) (3) 1. adc dc accuracy values are m easured after internal calibration. symbol parameter test conditions typ max (4) unit et total unadjusted error f pclk = 48 mhz, f adc = 14 mhz, r ain < 10 k , v dda = 3 v to 3.6 v t a = 25 c 1.3 2 lsb eo offset error 1 1.5 eg gain error 0.5 1.5 ed differential linearity error 0.7 1 el integral linearity error 0.8 1.5 et total unadjusted error f pclk = 48 mhz, f adc = 14 mhz, r ain < 10 k , v dda = 2.7 v to 3.6 v t a = ? 40 to 105 c 3.3 4 lsb eo offset error 1.9 2.8 eg gain error 2.8 3 ed differential linearity error 0.7 1.3 el integral linearity error 1.2 1.7 et total unadjusted error f pclk = 48 mhz, f adc = 14 mhz, r ain < 10 k , v dda = 2.4 v to 3.6 v t a = 25 c 3.3 4 lsb eo offset error 1.9 2.8 eg gain error 2.8 3 ed differential linearity error 0.7 1.3 el integral linearity error 1.2 1.7 r ain t s f adc c adc 2 n2 + () ln ------------------------------------------------------------- - r adc ? < stm32f051x electrical characteristics doc id 022265 rev 3 79/105 figure 22. adc accuracy characteristics figure 23. typical connection diagram using the adc 1. refer to ta b l e 5 4 for the values of r ain , r adc and c adc . 2. c parasitic represents the capacitance of the pcb (dependent on soldering and pcb layout quality) plus the pad capacitance (roughly 7 pf). a high c parasitic value will downgrade conversion accuracy. to remedy this, f adc should be reduced. general pcb design guidelines power supply decoupling should be performed as shown in figure 10 . the 10 nf capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip. 2. adc accuracy vs. negative injection current: in jecting negative current on any of the standard (non- robust) analog input pins should be av oided as this significantly reduce s the accuracy of the conversion being performed on another analog input. it is recommend ed to add a schottky diode (pin to ground) to standard analog pins which may pot entially inject negative current. any positive injection current with in the limits specified for i inj(pin) and i inj(pin) in section 6.3.13 does not affect the adc accuracy. 3. better performance may be achieved in restricted v dda , frequency and temperature ranges. 4. data based on characterization results, not tested in production. e o e g 1lsb ideal (1) example of an actual transfer curve (2) the ideal transfer curve (3) end point correlation line e t =total unadjusted error: maximum deviation between the actual and the ideal transfer curves. e o =offset error: deviation between the first actual transition and the first ideal one. e g =gain error: deviation between the last ideal transition and the last actual one. e d =differential linearity error: maximum deviation between actual steps and the ideal one. e l =integral linearity error: maximum deviation between any actual transition and the end point correlation line. 4095 4094 4093 5 4 3 2 1 0 7 6 1234567 4093 4094 4095 4096 (1) (2) e t e d e l (3) v dda v ssa - 3 6 1lsb ideal v dda - 3 6 6 $ $ ! ainx i l 1 a 0.6 v v t r ain (1) c parasitic v ain 0.6 v v t r adc (1) 12-bit converter c adc (1) sample and hold adc converter electrical characteristics stm32f051x 80/105 doc id 022265 rev 3 6.3.16 dac elect rical specifications table 57. dac characteristics symbol parameter min typ max unit comments v dda analog supply voltage for dac on 2.4 - 3.6 v r load (1) resistive load with buffer on 5 - - k load is referred to ground r o (1) impedance output with buffer off -- 15 k when the buffer is off, the minimum resistive load between dac_out and v ss to have a 1% accuracy is 1.5 m c load (1) capacitive load - - 50 pf maximum capacitive load at dac_out pin (when the buffer is on). dac_out min (1) lower dac_out voltage with buffer on 0.2 - - v it gives the maximum output excursion of the dac. it corresponds to 12-bit input code (0x0e0) to (0xf1c) at v dda = 3.6 v and (0x155) and (0xeab) at v dda = 2.4 v dac_out max (1) higher dac_out voltage with buffer on --v dda ? 0.2 v dac_out min (1) lower dac_out voltage with buffer off -0.5 - mv it gives the maximum output excursion of the dac. dac_out max (1) higher dac_out voltage with buffer off --v dda ? 1lsb v i dda dac dc current consumption in quiescent mode (standby mode) -- 380 a with no load, middle code (0x800) on the input -- 480 a with no load, worst code (0xf1c) on the input dnl (2) differential non linearity difference between two consecutive code-1lsb) -- 0.5 lsb given for the dac in 10-bit configuration -- 2 lsb given for the dac in 12-bit configuration inl (2) integral non linearity (difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 1023) -- 1lsb given for the dac in 10-bit configuration -- 4lsb given for the dac in 12-bit configuration offset (2) offset error (difference between measured value at code (0x800) and the ideal value = v dda /2) -- 10mv given for the dac in 12-bit configuration -- 3lsb given for the dac in 10-bit at v dda = 3.6 v -- 12lsb given for the dac in 12-bit at v dda = 3.6 v gain error (2) gain error - - 0.5 % given for the dac in 12bit configuration stm32f051x electrical characteristics doc id 022265 rev 3 81/105 figure 24. 12-bit buffered /non-buffered dac 1. the dac integrates an output buffer that can be used to r educe the output impedance and to dr ive external loads directly without the use of an external operational amplifier. the buffer can be bypassed by configuring the boffx bit in the dac_cr register. t settling (2) settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when dac_out reaches final value 1lsb -3 4 sc load 50 pf, r load 5 k update rate (2) max frequency for a correct dac_out change when small variation in the input code (from code i to i+1lsb) -- 1 ms/sc load 50 pf, r load 5 k t wakeup (2) wakeup time from off state (setting the enx bit in the dac control register) - 6.5 10 s c load 50 pf, r load 5 k input code between lowest and highest possible ones. psrr+ (1) power supply rejection ratio (to v dda ) (static dc measurement - ?67 ?40 db no r load , c load = 50 pf 1. guaranteed by design, not tested in production. 2. data based on characterization results, not tested in production. table 57. dac characteristics (continued) symbol parameter min typ max unit comments r load c load b u ffered/non- bu ffered dac dacx_out b u ffer(1) 12- b it digit a l to a n a log converter a i17157 electrical characteristics stm32f051x 82/105 doc id 022265 rev 3 6.3.17 comparator characteristics table 58. comparator characteristics symbol parameter conditions min typ max (1) unit v dda analog supply voltage 2 - 3.6 v v in comparator input voltage range 0-v dda v bg scaler input voltage - 1.2 v sc scaler offset voltage - 5 10 mv t s_sc scaler startup time from power down --0.1 ms t start comparator startup time startup time to reach propagation delay specification - - 60 s t d propagation delay for 200 mv step with 100 mv overdrive ultra-low power mode - 2 4.5 s low power mode - 0.7 1.5 medium power mode - 0.3 0.6 high speed power mode v dda 2.7 v - 50 100 ns v dda < 2.7 v - 100 240 propagation delay for full range step with 100 mv overdrive ultra-low power mode - 2 7 s low power mode - 0.7 2.1 medium power mode - 0.3 1.2 high speed power mode v dda 2.7 v - 90 180 ns v dda < 2.7 v - 110 300 v offset comparator offset error - 4 10 mv dv offset /dt offset error temperature coefficient -18 - v/c i dd(comp) comp current consumption ultra-low power mode - 1.2 1.5 a low power mode - 3 5 medium power mode - 10 15 high speed power mode - 75 100 stm32f051x electrical characteristics doc id 022265 rev 3 83/105 v hys comparator hysteresis no hysteresis (compxhyst[1:0]=00) -0 - mv low hysteresis (compxhyst[1:0]=01) high speed power mode 3 8 13 all other power modes 510 medium hysteresis (compxhyst[1:0]=10) high speed power mode 7 15 26 all other power modes 919 high hysteresis (compxhyst[1:0]=11) high speed power mode 18 31 49 all other power modes 19 40 1. data based on characterization results, not tested in production. table 58. comparator characteristics (continued) symbol parameter conditions min typ max (1) unit electrical characteristics stm32f051x 84/105 doc id 022265 rev 3 6.3.18 temperature sen sor characteristics 6.3.19 v bat monitoring characteristics 6.3.20 timer characteristics the parameters given in ta bl e 6 1 are guaranteed by design. refer to section 6.3.13: i/o port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, pwm output). table 59. ts characteristics symbol parameter min typ max unit t l (1) 1. guaranteed by design, not tested in production. v sense linearity with temperature - 1 2c avg_slope (1) average slope 4.0 4.3 4.6 mv/c v 25 voltage at 25 c 1.34 1.43 1.52 v t start (1) startup time 4 - 10 s t s_temp (1)(2) 2. shortest sampling time can be determined in the application by multiple iterations. adc sampling time when reading the temperature 17.1 - - s table 60. v bat monitoring characteristics symbol parameter min typ max unit r resistor bridge for v bat -50-k q ratio on v bat measurement - 2 - er (1) 1. guaranteed by design, not tested in production. error on q ?1 - +1 % t s_vbat (1)(2) 2. shortest sampling time can be determined in the application by multiple iterations. adc sampling time when reading the v bat 1mv accuracy 5- -s table 61. timx (1) characteristics symbol parameter conditions min max unit t res(tim) timer resolution time 1- t timxclk f timxclk = 48 mhz 20.8 - ns f ext timer external clock frequency on ch1 to ch4 0 f timxclk /2 mhz f timxclk = 48 mhz 0 24 mhz res tim timer resolution timx (except tim2) - 16 bit tim2 - 32 stm32f051x electrical characteristics doc id 022265 rev 3 85/105 t counter 16-bit counter clock period 1 65536 t timxclk f timxclk = 48 mhz 0.0208 1365 s t max_count maximum possible count with 32-bit counter - 65536 65536 t timxclk f timxclk = 48 mhz - 89.48 s 1. timx is used as a general term to refer to the tim1, tim2, tim3, tim6, tim14, tim15, tim16 and tim17 timers. table 62. iwdg min/max timeout period at 40 khz (lsi) (1) 1. these timings are given for a 40 khz clock but the microcontroller?s internal rc frequency can vary from 30 to 60 khz. moreover, given an exact rc oscillator frequency, t he exact timings still depend on the phasing of the apb interface clock versus the lsi clock so that there is always a full rc period of uncertainty. prescaler divider pr[2:0] bits min timeout rl[11:0]= 0x000 max timeout rl[11:0]= 0xfff unit /4 0 0.1 409.6 ms /8 1 0.2 819.2 /16 2 0.4 1638.4 /32 3 0.8 3276.8 /64 4 1.6 6553.6 /128 5 3.2 13107.2 /256 6 or 7 6.4 26214.4 table 63. wwdg min-max timeout value @48 mhz (pclk) prescaler wdgtb min timeout value max timeout value unit 1 0 0.0853 5.4613 ms 2 1 0.1706 10.9226 4 2 0.3413 21.8453 8 3 0.6826 43.6906 table 61. timx (1) characteristics (continued) symbol parameter conditions min max unit electrical characteristics stm32f051x 86/105 doc id 022265 rev 3 6.3.21 communication interfaces i 2 c interface characteristics unless otherwise specified, the parameters given in ta bl e 6 4 are derived from tests performed under ambient temperature, f pclk frequency and v dd supply voltage conditions summarized in ta b l e 2 0 . the i 2 c interface meets the requirements of the standard i 2 c communication protocol with the following restrictions: the i/o pins sda and scl are mapped to are not ?true? open- drain. when configured as open-drain, the pmos connected between the i/o pin and v dd is disabled, but is still present. the i 2 c characteristics are described in ta b l e 6 4 . refer also to section 6.3.13: i/o port characteristics for more details on the input/output alternate function characteristics (sda and scl) . table 64. i 2 c characteristics (1) symbol parameter standard mode fast mode fast mode plus unit min max min max min max t w(scll) scl clock low time 4.7 - 1.3 - 0.5 - s t w(sclh) scl clock high time 4.0 - 0.6 - 0.26 - t su(sda) sda setup time 250 - 100 - 50 - ns t h(sda) sda data hold time 0 (3) 3450 (2) 0 (3) 900 (2) 0 (4) 450 (2) t r(sda) t r(scl) sda and scl rise time - 1000 - 300 - 120 t f(sda) t f(scl) sda and scl fall time - 300 - 300 - 120 t h(sta) start condition hold time 4.0 - 0.6 - 0.26 - s t su(sta) repeated start condition setup time 4.7 - 0.6 - 0.26 - t su(sto) stop condition setup time 4.0 - 0.6 - 0.26 - s t w(sto:sta) stop to start condition time (bus free) 4.7 - 1.3 - 0.5 - s c b capacitive load for each bus line - 400 - 400 - 550 pf 1. the i2c characteristics are the requirements from i2c bus specification rev03. they are guaranteed by design when i2cx_timing register is correctly progr ammed (refer to reference manual). th ese characteristics are not tested in production. 2. the maximum data hold time has only to be met if the interface does not stretch the low period of scl signal. 3. the device must internally provide a hol d time of at least 300ns for the sda si gnal in order to bridge the undefined region of the falling edge of scl. 4. the device must internally provide a hol d time of at least 120ns for the sda si gnal in order to bridge the undefined region of the falling edge of scl. stm32f051x electrical characteristics doc id 022265 rev 3 87/105 figure 25. i 2 c bus ac waveforms and measurement circuit 1. measurement points are done at cmos levels: 0.3 v dd and 0.7 v dd . spi/i 2 s characteristics unless otherwise specified, the parameters given in ta bl e 6 6 for spi or in ta bl e 6 7 for i 2 s are derived from tests performed under ambient temperature, f pclkx frequency and v dd supply voltage conditions summarized in ta bl e 2 0 . refer to section 6.3.13: i/o port characteristics for more details on the input/output alternate function characteristics (nss, sck, mosi, miso for spi and ws, ck, sd for i 2 s). table 65. i2c analog filter characteristics (1) 1. guaranteed by design, not tested in production. symbol parameter min max unit t sp pulse width of spikes that are suppressed by the analog filter 50 260 ns - 3 6 3 4 ! 2 4 3 $ ! ) # b u s 2 6 $ $ 6 $ $ - # 5 3 $ ! 3 # , t f 3 $ ! t r 3 $ ! 3 # , t h 3 4 ! t w 3 # , ( t w 3 # , , t s u 3 $ ! t r 3 # , t f 3 # , t h 3 $ ! 3 4 ! 2 4 2 % 0 % ! 4 % $ 3 4 ! 2 4 t s u 3 4 ! t s u 3 4 / 3 4 / 0 t w 3 4 / 3 4 ! 2 table 66. spi characteristics symbol parameter conditions min max unit f sck 1/t c(sck) spi clock frequency master mode - 18 mhz slave mode - 18 t r(sck) t f(sck) spi clock rise and fall time capacitive load: c = 15 pf - 6 ns electrical characteristics stm32f051x 88/105 doc id 022265 rev 3 figure 26. spi timing diagram - slave mode and cpha = 0 t su(nss) (1) nss setup time slave mode 4tpclk - ns t h(nss) (1) nss hold time slave mode 2tpclk + 10 - t w(sckh) (1) t w(sckl) (1) sck high and low time master mode, f pclk = 36 mhz, presc = 4 tpclk/2 -2 tpclk/2 + 1 t su(mi) (1) t su(si) (1) data input setup time master mode 4 - slave mode 5 - t h(mi) (1) data input hold time master mode 4 - t h(si) (1) slave mode 5 - t a(so) (1)(2) data output access time slave mode, f pclk = 20 mhz 0 3tpclk t dis(so) (1)(3) data output disable time slave mode 0 18 t v(so) (1) data output valid time slave mode (after enable edge) - 22.5 t v(mo) (1) data output valid time master mode (after enable edge) - 6 t h(so) (1) data output hold time slave mode (after enable edge) 11.5 - t h(mo) (1) master mode (after enable edge) 2 - ducy(sck) spi slave input clock duty cycle slave mode 25 75 % 1. data based on characterization results, not tested in production. 2. min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data. 3. min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in hi-z table 66. spi characteristics (continued) symbol parameter conditions min max unit ai14134c sck input cpha= 0 mosi input miso out p ut cpha= 0 ms b o u t msb in bi t6 ou t lsb in lsb out cpol=0 cpol=1 bit1 in nss input t su(nss) t c(sck) t h(nss) t a(so) t w(sckh) t w(sckl) t v(so) t h(so) t r(sck) t f(sck) t dis(so) t su(si) t h(si) stm32f051x electrical characteristics doc id 022265 rev 3 89/105 figure 27. spi timing diagram - slave mode and cpha = 1 (1) 1. measurement points are done at cmos levels: 0.3v dd and 0.7v dd . figure 28. spi timing diagram - master mode (1) 1. measurement points are done at cmos levels: 0.3v dd and 0.7v dd . ai14135 sck input cpha=1 mosi input miso out p ut cpha=1 ms b o u t msb in bi t6 ou t lsb in lsb out cpol=0 cpol=1 bit1 in t su(nss) t c(sck) t h(nss) t a(so) t w(sckh) t w(sckl) t v(so) t h(so) t r(sck) t f(sck) t dis(so) t su(si) t h(si) nss input ai14136 sck output cpha= 0 mosi outut miso inp ut cpha= 0 ms bin m sb out bi t6 in lsb out lsb in cpol=0 cpol=1 b i t1 out nss input t c(sck) t w(sckh) t w(sckl) t r(sck) t f(sck) t h(mi) high sck output cpha=1 cpha=1 cpol=0 cpol=1 t su(mi) t v(mo) t h(mo) electrical characteristics stm32f051x 90/105 doc id 022265 rev 3 table 67. i 2 s characteristics symbol parameter conditions min max unit f ck 1/t c(ck) i 2 s clock frequency master mode (data: 16 bits, audio frequency = 48 khz) 1.597 1.601 mhz slave mode 0 6.5 t r(ck) i 2 s clock rise time capacitive load c l =15pf -10 ns t f(ck) i 2 s clock fall time - 12 t w(ckh) (1) i2s clock high time master f pclk = 16 mhz, audio frequency = 48 khz 306 - t w(ckl) (1) i2s clock low time 312 - t v(ws) (1) ws valid time master mode 2 - t h(ws) (1) ws hold time master mode 2 - t su(ws) (1) ws setup time slave mode 7 - t h(ws) (1) ws hold time slave mode 0 - ducy(sck) i2s slave input clock duty cycle slave mode 25 75 % t su(sd_mr) (1) data input setup time master receiver 6 - ns t su(sd_sr) (1) data input setup time slave receiver 2 - t h(sd_mr) (1)(2) data input hold time master receiver 4 - t h(sd_sr) (1)(2) slave receiver 0.5 - t v(sd_st) (1)(2) data output valid time slave transmitter (after enable edge) -20 t h(sd_st) (1) data output hold time slave transmitter (after enable edge) 13 - t v(sd_mt) (1)(2) data output valid time master transmitter (after enable edge) - 4 t h(sd_mt) (1) data output hold time master transmitter (after enable edge) 0- 1. data based on design simulation and/or char acterization results, not tested in production. 2. depends on f pclk . for example, if f pclk =8 mhz, then t pclk = 1/f plclk =125 ns. stm32f051x electrical characteristics doc id 022265 rev 3 91/105 figure 29. i2s slave timing diagram (philips protocol) 1. measurement points are done at cmos levels: 0.3 v dd and 0.7 v dd . 2. lsb transmit/receive of the previ ously transmitted byte. no lsb transmi t/receive is sent before the first byte. figure 30. i2s master timing diagram (philips protocol) 1. data based on characterization results, not tested in production. 2. lsb transmit/receive of the previ ously transmitted byte. no lsb transmi t/receive is sent before the first byte. ck inp u t cpol = 0 cpol = 1 t c(ck) w s inp u t s d tr a n s mit s d receive t w(ckh) t w(ckl) t su (w s ) t v( s d_ s t) t h( s d_ s t) t h(w s ) t su ( s d_ s r) t h( s d_ s r) m s b receive bitn receive l s b receive m s b tr a n s mit bitn tr a n s mit l s b tr a n s mit a i14 88 1 b l s b receive (2) l s b tr a n s mit (2) ck o u tp u t cpol = 0 cpol = 1 t c(ck) w s o u tp u t s d receive s d tr a n s mit t w(ckh) t w(ckl) t su ( s d_mr) t v( s d_mt) t h( s d_mt) t h(w s ) t h( s d_mr) m s b receive bitn receive l s b receive m s b tr a n s mit bitn tr a n s mit l s b tr a n s mit a i14 88 4 b t f(ck) t r(ck) t v(w s ) l s b receive (2) l s b tr a n s mit (2) package characteristics stm32f051x 92/105 doc id 022265 rev 3 7 package characteristics 7.1 package mechanical data in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions and product status are available at: www.st.com . ecopack ? is an st trademark. stm32f051x package characteristics doc id 022265 rev 3 93/105 figure 31. lqfp64 ? 10 x 10 mm 64 pin low-profile quad flat package outline 1. drawing is not to scale. 5w_me l a1 k l1 c a a2 ccc c d d1 d3 e3 e1 e 32 33 48 49 b 64 1 pin 1 identification 16 17 table 68. lqfp64 ? 10 x 10 mm 64 pin low-profile quad flat package mechanical data symbol millimeters inches (1) min typ max min typ max a 1.600 0.0630 a1 0.050 0.150 0.0020 0.0059 a2 1.350 1.400 1.450 0.0531 0.0551 0.0571 b 0.170 0.220 0.270 0.0067 0.0087 0.0106 c 0.090 0.200 0.0035 0.0079 d 11.800 12.000 12.200 0.4646 0.4724 0.4803 d1 9.800 10.000 10.200 0.3858 0.3937 0.4016 d. 7.500 e 11.800 12.000 12.200 0.4646 0.4724 0.4803 e1 9.800 10.00 10.200 0.3858 0.3937 0.4016 e 0.500 0.0197 k 03.57 03.57 l 0.450 0.600 0.75 0.0177 0.0236 0.0295 l1 1.000 0.0394 ccc 0.080 0.0031 1. values in inches are converted from mm and rounded to 4 decimal digits. package characteristics stm32f051x 94/105 doc id 022265 rev 3 figure 32. lqfp64 recommended footprint 1. drawing is not to scale. 2. dimensions are in millimeters. 48 32 49 64 17 116 1.2 0.3 33 10.3 12.7 10.3 0.5 7.8 12.7 ai14909 stm32f051x package characteristics doc id 022265 rev 3 95/105 figure 33. lqfp48 ? 7 x 7mm, 48-pin low-profile quad flat package outline 1. drawing is not to scale. 5b_me l a1 k l1 c a a2 ccc c d d1 d3 e3 e1 e 24 25 36 37 b 48 1 pin 1 identification 12 13 table 69. lqfp48 ? 7 x 7mm, 48-pin low-profile quad flat package mechanical data symbol millimeters inches (1) min typ max min typ max a 1.600 0.0630 a1 0.050 0.150 0.0020 0.0059 a2 1.350 1.400 1.450 0. 0531 0.0551 0.0571 b 0.170 0.220 0.270 0. 0067 0.0087 0.0106 c 0.090 0.200 0.0035 0.0079 d 8.800 9.000 9.200 0. 3465 0.3543 0.3622 d1 6.800 7.000 7.200 0. 2677 0.2756 0.2835 d3 5.500 0.2165 e 8.800 9.000 9.200 0. 3465 0.3543 0.3622 e1 6.800 7.000 7.200 0. 2677 0.2756 0.2835 e3 5.500 0.2165 e 0.500 0.0197 l 0.450 0.600 0.750 0. 0177 0.0236 0.0295 l1 1.000 0.0394 k 03.57 03.57 ccc 0.080 0.0031 1. values in inches are converted from mm and rounded to 4 decimal digits. package characteristics stm32f051x 96/105 doc id 022265 rev 3 figure 34. lqfp48 recommended footprint 1. drawing is not to scale. 2. dimensions are in millimeters. 9.70 5.80 7.30 12 24 0.20 7.30 1 37 36 1.20 5.80 9.70 0.30 25 1.20 0.50 ai14911b 13 48 stm32f051x package characteristics doc id 022265 rev 3 97/105 figure 35. lqfp32 7 x 7mm 32-pin low-profile quad flat package outline 1. drawing is not to scale. 6 ? - % , ! + , c ! ! c c c # $ $ $ % % % b 0 i n i d e n t i f i c a t i o n table 70. lqfp32 7 x 7mm 32-pin low-profile quad flat package mechanical data symbol millimeters inches (1) min typ max min typ max a 1.600 0.0630 a1 0.050 0.150 0.0020 0.0059 a2 1.350 1.400 1.450 0.0531 0.0551 0.0571 b 0.300 0.370 0.450 0.0118 0.0146 0.0177 c 0.090 0.200 0.0035 0.0079 d 8.800 9.000 9.200 0.3465 0.3543 0.3622 d1 6.800 7.000 7.200 0.2677 0.2756 0.2835 d3 5.600 0.2205 e 8.800 9.000 9.200 0.3465 0.3543 0.3622 e1 6.800 7.000 7.200 0.2677 0.2756 0.2835 e3 5.600 0.2205 e 0.800 0.0315 l 0.450 0.600 0.750 0.0177 0.0236 0.0295 l1 1.000 0.0394 k 0.0 3.5 7.0 0.0 3.5 7.0 ccc 0.100 0.0039 1. values in inches are converted from mm and rounded to 4 decimal digits. package characteristics stm32f051x 98/105 doc id 022265 rev 3 figure 36. lqfp32 recommended footprint 1. drawing is not to scale. 2. dimensions are expr essed in millimeters. 6 ? & 0 stm32f051x package characteristics doc id 022265 rev 3 99/105 figure 37. ufqfpn32 - 32-lead ul tra thin fine pitch quad flat no-lead package outline (5 x 5) 1. drawing is not to scale. 2. all leads/pads should also be soldered to the pcb to improve the lead/pad solder joint life. 3. there is an exposed die pad on the underside of the ufqf pn package. this pad is used for the device ground and must be connected. it is referred to as pin 0 in table 13: pin definitions . s e a ting pl a ne ddd c c a 3 a1 a d e 9 16 17 24 3 2 pin # 1 id r = 0. 3 0 8 e l l d2 1 b e2 a0b 8 _me bottom view table 71. ufqfpn32 - 32-lead ultra thin fine pitch quad flat no-lead package (5 x 5), package mechanical data dim. mm inches (1) min typ max min typ max a 0.5 0.55 0.6 0.0197 0.0217 0.0236 a1 0.00 0.02 0.05 0 0.0008 0.0020 a3 0.152 0.006 b 0.18 0.23 0.28 0.0071 0.0091 0.0110 d 4.90 5.00 5.10 0.1929 0.1969 0.2008 d2 3.50 0.1378 e 4.90 5.00 5.10 0.1929 0.1969 0.2008 e2 3.40 3.50 3.60 0.1339 0.1378 0.1417 e 0.500 0.0197 l 0.30 0.40 0.50 0.0118 0.0157 0.0197 ddd 0.08 0.0031 1. values in inches are converted from mm and rounded to 4 decimal digits. package characteristics stm32f051x 100/105 doc id 022265 rev 3 figure 38. ufqfpn32 recommended footprint 1. drawing is not to scale. 2. dimensions are expr essed in millimeters. 7.2 thermal characteristics the maximum chip junction temperature (t j max) must never exceed the values given in table 20: general operating conditions . the maximum chip-junction temperature, t j max, in degrees celsius, may be calculated using the following equation: t j max = t a max + (p d max x ja ) where: t a max is the maximum ambient temperature in c, ja is the package junction-to-ambient thermal resistance, in c/w, p d max is the sum of p int max and p i/o max (p d max = p int max + p i/o max), p int max is the product of i dd and v dd , expressed in watts. this is the maximum chip internal power. p i/o max represents the maximum powe r dissipation on output pins where: p i/o max = (v ol i ol ) + ((v dd ? v oh ) i oh ), taking into account the actual v ol / i ol and v oh / i oh of the i/os at low and high level in the application. stm32f051x package characteristics doc id 022265 rev 3 101/105 7.2.1 reference document jesd51-2 integrated circuits thermal test method environment conditions - natural convection (still air). ava ilable from www.jedec.org 7.2.2 selecting the pro duct temperature range when ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in section 8: part numbering . each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature. as applications do not commonly use the stm32f05xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application. the following examples show how to calculate the temperature range needed for a given application. example 1: high-performance application assuming the following application conditions: maximum ambient temperature t amax = 82 c (measured according to jesd51-2), i ddmax = 50 ma, v dd = 3.5 v, maximum 20 i/os used at the same time in output at low level with i ol = 8 ma, v ol = 0.4 v and maximum 8 i/os used at the same time in output at low level with i ol = 20 ma, v ol = 1.3 v p intmax = 50 ma 3.5 v= 175 mw p iomax = 20 8 ma 0.4 v + 8 20 ma 1.3 v = 272 mw this gives: p intmax = 175 mw and p iomax = 272 mw: p dmax = 175 + 272 = 447 mw using the values obtained in ta b l e 7 2 t jmax is calculated as follows: ? for lqfp64, 45 c/w t jmax = 82 c + (45 c/w 447 mw) = 82 c + 20.115 c = 102.115 c this is within the range of the suffix 6 version parts (?40 < t j < 105 c) see ta bl e 2 0 : general operating conditions . in this case, parts must be ordered at least with the temperature range suffix 6 (see section 8: part numbering ). table 72. package thermal characteristics symbol parameter value unit ja thermal resistance junction-ambient lqfp64 - 10 10 mm / 0.5 mm pitch 45 c/w thermal resistance junction-ambient lqfp48 - 7 7 mm 55 thermal resistance junction-ambient lqfp32 - 7 7 mm 56 thermal resistance junction-ambient ufqfpn32 - 5 5 mm 38 package characteristics stm32f051x 102/105 doc id 022265 rev 3 note: with this given p dmax we can find the t amax allowed for a given device temperature range (order code suffix 6 or 7). suffix 6: t amax = t jmax - (45c/w 447 mw) = 105-20.115 = 84.885 c suffix 7: t amax = t jmax - (45c/w 447 mw) = 125-20.115 = 104.885 c example 2: high-temperature application using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature t j remains within the specified range. assuming the following application conditions: maximum ambient temperature t amax = 100 c (measured according to jesd51-2), i ddmax = 20 ma, v dd = 3.5 v, maximum 20 i/os used at the same time in output at low level with i ol = 8 ma, v ol = 0.4 v p intmax = 20 ma 3.5 v= 70 mw p iomax = 20 8 ma 0.4 v = 64 mw this gives: p intmax = 70 mw and p iomax = 64 mw: p dmax = 70 + 64 = 134 mw thus: p dmax = 134 mw using the values obtained in ta b l e 7 2 t jmax is calculated as follows: ? for lqfp64, 45 c/w t jmax = 100 c + (45 c/w 134 mw) = 100 c + 6.03 c = 106.03 c this is above the range of the suffix 6 version parts (?40 < t j < 105 c). in this case, parts must be ordered at least with the temperature range suffix 7 (see section 8: part numbering ) unless we reduce the power dissipation in order to be able to use suffix 6 parts. refer to figure 38 to select the required temperature range (suffix 6 or 7) according to your ambient temperature or power requirements. figure 39. lqfp64 p d max vs. t a 0 100 200 300 400 500 600 700 65 75 85 95 105 115 125 135 t a (c) p d (mw) suffix 6 suffix 7 stm32f051x part numbering doc id 022265 rev 3 103/105 8 part numbering for a list of available options (memory, package, and so on) or for further information on any aspect of this device, please contact your nearest st sales office. table 73. ordering information scheme example : stm32 f 051 r 8 t 6 x device family stm32 = arm-based 32-bit microcontroller product type f = general-purpose sub-family 051 = stm32f051xx pin count k = 32 pins c = 48 pins r = 64 pins code size 4 = 16 kbytes of flash memory 6 = 32 kbytes of flash memory 8 = 64 kbytes of flash memory package u = ufqfpn t = lqfp temperature range 6 = ?40 c to +85 c 7 = ?40 c to +105 c options xxx = programmed parts tr = tape and real stm32f051x revision history doc id 022265 rev 3 103/105 9 revision history table 74. document revision history date revision changes 05-apr-2012 1 initial release 25-apr-2012 2 updated table 2: stm32f051x family device features and peripheral counts for 1 spi and 1 i2c in 32-pin package corrected group 3 pin order in table 5: capacitive sensing gpios available on stm32f051x devices . updated current consumption ta b l e 2 5 to ta b l e 2 9 . updated table 39: hsi14 oscillator characteristics 23-jul-2012 3 features reorganized and section 3: functional overview structure changed. added lqfp32 package. updated section 3.4: cyclic redundancy check calculation unit (crc) . modified number of priority levels in section 3.9.1: nested vectored interrupt controller (nvic) . added note 3. for pb2 and pb8, changed tim2_ch_etr into tim2_ch1_etr in table 13: pin definitions and table 14: alternate functions selected through gpioa_afr registers for port a . added table 15: alternate functions selected through gpioa_afr registers for port b . updated i vdd , i vss , and i inj(pin) in table 18: current characteristics . updated acc hsi in table 38: hsi oscillator characteristics and table 39: hsi14 oscillator characteristics . updated table 49: i/o current injection susceptibility . added boot0 input low and high level voltage in ta bl e 5 0 : i/o static characteristics . modified number of pins in v ol and v oh description, and changed condition for v olfm+ in table 51: output voltage characteristics . changed v dd to v dda in figure 23: typical connection diagram using the adc . updated ts_temp in table 59: ts characteristics . stm32f051x doc id 022265 rev 3 105/105 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by two authorized st representatives, st products are not recommended, authorized or warranted for use in milita ry, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2012 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com |
Price & Availability of STM32F051K8
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |