View ICS2059GI-02T_6703108.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

clock multiplier and jitter attenuator ics2059-02 mds 2059-02 c 1 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com clock multiplier and jitter attenuator description the ics2059-02 is a vcxo (voltage controlled crystal oscillator) based clock mult iplier and jitter attenuator designed for system clock distribution applications. this monolithic ic, comb ined with an external inexpensive quartz crystal, can be used to replace a more costly hybrid vcxo retiming module. a dual input mux is also provided. by controlling the vcxo frequency within a phase-locked loop (pll), the output clock is phase and frequency locked to the input clock. through selection of external loop filter components, the pll loop bandwidth and damping factor can be tailored to meet system clock requirements. a loop bandwidth down to the hz range is possible. features ? excellent jitter attenuation for telecom and video clocks ? 2:1 input mux for input reference clocks ? no switching glitches on output ? vcxo-based clock generation offers very low jitter and phase noise generation ? output clock is phase and frequency locked to the selected input reference clock ? fixed input to output phase relationship ? + 115 ppm minimum crystal frequency pullability range, using recommended crystal ? industrial temperature range ? low power cmos technology ? 16-pin tssop package ? single 3.3 v power supply block diagram charge pump vcxo pullable crystal selectable divider phase detector iclk1 input clock iclk2 input clock isel clk x2 x1 iset vdd 3 vdd vin chgp 2 gnd 2 sel1:0 0 1 idt? / ics? clock multiplier and jitter attenuator ics2059-02 1 data sheet ics2059-02
idt? / ics? clock multiplier and jitter attenuator ics2059-02 2 ics2059-02 clock multiplier and jitter attenuator tsd clock multiplier and jitter attenuator mds 2059-02 c 2 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 pin assignment output frequency select table note: for sel input pin programming: 0 = gnd, 1 = vdd, m = floating pin descriptions 13 4 12 5 11 vin 8 9 10 sel0 iset 16 3 vdd vdd iclk2 iclk1 1 x1 vdd isel x2 14 2 7 gnd sel1 clk gnd 15 6 16- pin ( 173 mil) tssop chgp input sel1 sel0 n output clock (mhz) crystal used (mhz) 8 khz 0 0 1296 10.368 20.736 8 khz 0 1 2430 19.44 19.44 15.625 khz 1 0 1728 27 27 15.734265 khz 1 1 1716 27 27 151.875 khz m 0 128 19.44 19.44 27 mhz m 1 1 27 27 pin number pin name pin type pin description 1 x1 ? crystal input. connect this pin to the specified crystal. 2 vdd power power supply. connect to +3.3 v. 3 vdd power power supply. connect to +3.3 v. 4 vdd power power supply. connect to +3.3 v. 5 vin input vcxo control voltage input. connect this pin to chgp pin and the external loop filter as shown in this data sheet. 6 gnd power connect to ground. 7 gnd power connect to ground. 8 chgp output charge pump output. connect this pin to the external loop filter and to pin vin. 9 iset ? charge pump current setting node, connection for setting resistor. 10 sel1 input output frequency selection pin 1. determines output frequency as per table above. includes mid-level input. 11 clk output clock output. 12 sel0 input output frequency selection pin 0. determines output frequency as per table above. internal pull-up resistor. 13 iclk2 input input clock connection 2. connect an input reference clock to this pin. if unused, connect to ground. 14 iclk1 input input clock connection 1. connect an input reference clock to this pin. if unused, connect to ground. 15 isel input input selection. used to select which reference input clock is active. low input level selects iclk1, high in put level selects iclk2. internal pull-up resistor. 16 x2 ? crystal output. connect this pin to the specified crystal.
idt? / ics? clock multiplier and jitter attenuator ics2059-02 3 ics2059-02 clock multiplier and jitter attenuator tsd clock multiplier and jitter attenuator mds 2059-02 c 3 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 functional description the ics2059-02 is a clock generator ic that generates an output clock directly from an internal vcxo circuit which works in conjunction with an external quartz crystal. the vcxo is controlled by an internal pll (phase-locked loop) circuit, enabling the device to perform clock regeneration from an input reference clock. the ics2059-02 is configured to provide an output clock that is the same frequency as the input clock. there are 12 selectable input / output frequency ranges, each of which is a submultiple of the supported quartz crystal frequency range. please refer to the output clock selection table on page 2. most typical pll clock devices use an internal vco (voltage controlled oscillator) for output clock generation. by using a vcxo with an external crystal, the ics2059-02 is able to generate a low jitter, low phase-noise output clock within a low bandwidth pll. this serves to provide input clock jitter attenuation and enables stable operatio n with a low-frequency reference clock. the vcxo circuit requires an external pullable crystal for operation. external loop filter components enable a pll configuration with low loop bandwidth. application information input / output frequency configuration the ics2059-02 is configured to generate an output frequency that is equal to the input reference frequency. clock frequencies that are supported are those which fall into the ranges listed in the output clock selection table on page 2. input bits sel2:0 are set according to this table, as is the external crystal frequency. other input/output frequency combinations can be used if the necessary integer multiplication factor ?n? appears in the output frequency select table. fro example, 20 mhz can be generated from 156.25 khz by using select m0, as n=128. input mux the input mux serves to select between two alternate input reference clocks. upon reselection of the input clock, clock glitches on the output clock will not be generated due to the ?fly-wheel? effect of the vcxo (the quartz crystal is a high-q tuned circuit). when the input clocks are not phase aligned, the phase of the output clock will change to reflect the ph ase of the newly selected input at a controlled phase slope (rate of phase change) as influenced by the pll loop characteristics. quartz crystal it is important that the correct type of quartz crystal is used with the ics2059-02. failure to do so may result in reduced frequency pullability range, inability of the loop to lock, or excessive output phase jitter. the ics2059-02 operates by phase-locking the vcxo circuit to the input signal of the selected iclk input. the vcxo consists of the external crystal and the integrated vcxo oscillator circuit. to achieve the best performance and reliability, a crystal device with the recommended parameters (shown below) must be used, and the layout guidelines discussed in the pcb layout recommendations section must be followed. the frequency of oscillation of a quartz crystal is determined by its cut and by the external load capacitance. the ics2059-02 incorporates variable load capacitors on-chip which ?pull?, or change, the frequency of the crystal. the crystals specified for use with the ics2059-02 are designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pf. to achieve this, the layout should use short traces between the ics2059-02 and the crystal. a complete description of the recommended crystal parameters is in app lication note man05. a list of approved crystals is located on the icst web site ( www.icst.com ). pll loop filter components all analog pll circuits use a loop filter to establish operating stability. the ics205 9-02 uses external loop filter components fo r the following reasons: 1) larger loop filter capacitor values can be used, allowing a lower loop bandwidth. this enables the use of lower input clock reference frequencies and also input clock jitter attenuatio n capabilities. larger loop filter capacitors also allow higher loop damping factors when less passband peaking is desired. 2) the loop filter values can be user selected to optimize loop response characteristics for a given application.
idt? / ics? clock multiplier and jitter attenuator ics2059-02 4 ics2059-02 clock multiplier and jitter attenuator tsd clock multiplier and jitter attenuator mds 2059-02 c 4 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 referencing the external component schematic on this page, the external loop filter is made up of the components r z , c 1 and c 2 . r set establishes pll charge pump current and therefore influences loop filter characteristics. design aid tools for configuring the loop filter can be found at www.icst.com , including on-line and pc-based calculators. external component schematic recommended loop filter values vs. output frequency range selection note: for sel input pin programming: 0 = gnd, 1 = vdd, m = floating 13 4 12 5 11 vin 8 9 10 sel0 iset 16 3 vdd vdd iclk2 iclk1 1 vdd isel 14 2 7 gnd sel1 clk gnd 15 6 16-pin (173 mil) tssop chgp x1 x2 r set c l c l crystal (refer to crystal tuning section) c s r s p sel1 sel0 crystal multiplier (n) r set r s c s c p loop bandwidth (-3db point) damping factor 0 0 2592 180 k ? 820 k ? 0.47 f 1.8 nf 11.2 hz 3.00 0 1 2430 120 k ? 560 k ? 0.68 f 3.3 nf 11.8 hz 2.97 1 0 1728 330 k ? 680 k ? 0.68 f 3.9 nf 11.5 hz 3.17 1 1 1716 330 k ? 680 k ? 0.68 f 3.9 nf 11.5 hz 3.18 m0 128 120 k ? 330 k ? 1 f 3.3 nf 14.5 hz 3.16 m1 1 1 m ? 22 k ? 1 f 3.3 nf 204.2 hz 3.08
clock multiplier and jitter attenuator mds 2059-02 c 5 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 a ?normalized? pll loop bandwidth may be calculated as follows: the ?normalized? bandwidth equation above does not take into account the effects of damping factor or the second pole. however, it does provide a useful approximation of filter performance. the loop damping factor is calculated as follows: where: r s = value of resistor in loop filter (ohms) i cp = charge pump current (amps) (refer to charge pump current table, below) n = crystal multiplier sh own in the above table c s = value of capacitor c 1 in loop filter (farads) as a general rule, the followin g relationship should be maintained between components c 1 and c 2 in the loop filter: charge pump current table special considerations must be made in choosing loop components c s and c p. these recommendations can be found in the design aid tools section of www.icst.com . series termination resistor clock output traces over one inch should use series termination. to series terminate a 50 ? trace (a commonly used trace impedance), place a 33 ? resistor in series with the clock line, as close to the clock output pin as possible. the nominal impedance of the clock output is 20 ? . (the optional series termination resistor is not shown in the external component schematic.) decoupling capacitors as with any high-performance mixed-signal ic, the ics2059-02 must be isolated from system power supply noise to perform optimally. decoupling capacitors of 0.01f must be connected between each vdd and the pcb ground plane. to further guard against interfering system supply noise, the ics2059-02 should use one common connection to the pcb power plane as shown in the diagram on the next page. the ferrite bead and bulk capacitor help reduce lower frequency noise in the supply that can lead to output clock phase modulation. recommended power supply connection for optimal device performance crystal load capacitors the device crystal connections should include pads for small capacitors from x1 to ground and from x2 to ground, shown as c l in the external component schematic. these capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short pcb traces (and no vias) been the crystal and device. r set charge pump current (i cp ) 1.4 m ? 10 a 680 k ? 20 a 540 k ? 25 a 120 k ? 100 a nbw r s i cp 575 n --------------------------------------- = 345 damping factor r s 625 i cp c s n ----------------------------------------- = 375 c p c s 20 ----- - = connection to 3.3v power plane ferrite bead bulk decoupling capacitor (such as 1 f tantalum) vdd pin vdd pin vdd pin 0.01 f decoupling capacitors idt? / ics? clock multiplier and jitter attenuator ics2059-02 5 ics2059-02 clock multiplier and jitter attenuator tsd
idt? / ics? clock multiplier and jitter attenuator ics2059-02 6 ics2059-02 clock multiplier and jitter attenuator tsd clock multiplier and jitter attenuator mds 2059-02 c 6 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 in most cases the load capa citors will not be required. they should not be stuffed on the prototype evaluation board as the indiscriminate use of these trim capacitors will typically cause more crys tal centering error than their absence. if the need for the load capacitors is later determined, the values will fall within the 1-4 pf range. the need for, and value of, these trim capacitors can only be determined at prototype evaluation. please refer to man05 for the procedure to determine the component values. pcb layout recommendations for optimum device performance and lowest output phase noise, the following guidelines should be observed. please also refer to the recommended pcb layout drawing on page 7. 1) each 0.01f decoupling capacitor should be mounted on the component side of the board as close to the vdd pin as possible. no vias should be used between decoupling capacitor and vdd pin. the pcb trace to vdd pin should be ke pt as short as possible, as should the pcb trace to the ground via. distance of the ferrite bead and bulk decoupling from the device is less critical. 2) the loop filter components must also be placed close to the chgp and vin pins. c p should be closest to the device. coupling of noise from other system signal traces should be minimized by keeping traces short and away from active signal traces. use of vias should be avoided. 3) the external crystal should be mounted just next to the device with short traces. the x1 and x2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces. 4) to minimize emi, the 33 ? series termination resistor (if needed) should be placed close to the clock output. 5) an optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). other signal traces should be routed away from the ics2059-02. this includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device. the ics applications note man05 may also be referenced for additional suggestions on layout of the crystal section.
ics2059-02 clock multiplier and jitter attenuator tsd clock multiplier and jitter attenuator mds 2059-02 c 7 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 recommended pcb layout absolute maximum ratings stresses above the ratings listed below can cause pe rmanent damage to the ics2059-02. these ratings, which are standard values for ics commercially rated parts, are stress ratings only. functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods can affect product reliability. electrical parameters are guaranteed only over the recommended operating temperature range. item rating supply voltage, vdd 7 v all inputs and outputs -0.5 v to vdd+0.5 v ambient operating temperature -40 to +85 c storage temperature -65 to +150 c junction temperature 125 c soldering temperature 260 c remove ground and power plane within this entire area. also route all other traces away from this area. 12 11 10 9 16 15 14 13 1 2 3 4 5 6 7 g for minimum output clock jitter, = ground connection g g g g g g g g legend: for minimum output clock jitter, device vdd connections should be made to common bulk decoupling device (see text). 8 idt? / ics? clock multiplier and jitter attenuator ics2059-02 7
idt? / ics? clock multiplier and jitter attenuator ics2059-02 8 ics2059-02 clock multiplier and jitter attenuator tsd clock multiplier and jitter attenuator mds 2059-02 c 8 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 recommended operation conditions dc electrical characteristics unless stated otherwise, vdd = 3.3 v 5% , ambient temperature -40 to +85 c parameter min. typ. max. units ambient operating temperature -40 +85 c power supply voltage (measured in respect to gnd) +3.15 +3.3 +3.45 v parameter symbol conditions min. typ. max. units operating voltage vdd 3.15 3.3 3.45 v supply current idd clock outputs unloaded, vdd = 3.3 v 10 15 ma input high voltage, sel1 v ih vdd-0.5 v input low voltage, sel1 v il 0.5 v input high voltage, isel, sel0 v ih 2v input low voltage, isel, sel0 v il 0.8 v input high voltage, iclk1, 2 v ih vdd/2+1 v input low voltage, iclk1, 2 v il vdd/2-1 v input high current i ih v ih = vdd -10 +10 a input low current i il v il = 0 -10 +10 a input capacitance, except x1 c in 7pf output high voltage (cmos level) v oh i oh = -4 ma vdd-0.4 v output high voltage v oh i oh = -8 ma 2.4 v output low voltage v ol i ol = 8 ma 0.4 v short circuit current i os 50 ma vin, vcxo control voltage v xc 0vddv nominal output impedance z out 20 ?
idt? / ics? clock multiplier and jitter attenuator ics2059-02 9 ics2059-02 clock multiplier and jitter attenuator tsd clock multiplier and jitter attenuator mds 2059-02 c 9 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 ac electrical characteristics unless stated otherwise, vdd = 3.3 v 5% , ambient temperature -40 to +85 c note 1: minimum high or low time of input clock. thermal characteristics parameter symbol conditions min. typ. max. units vcxo crystal pull range f xp using recommended crystal -115 +115 ppm vcxo crystal nominal frequency f x 8.5 27 mhz input jitter tolerance t ji 0.4 ui input pulse width (1) t pi 10 ns output frequency error f out iclk = 0 ppm error 0 0 0 ppm output duty cycle (% high time) t od measured at vdd/2, c l =15 pf 40 60 % output rise time t or 0.8 to 2.0v , c l =15 pf 1.5 ns output fall time t of 2.0 to 0.8 v, c l =15 pf 1.5 ns skew, input to output clock t io 27 mhz output, rising edges, c l =15 pf -5 +5 ns cycle jitter (short term jitter) t ja 150 ps p-p timing jitter, filtered 500 hz-1.3 mhz (oc-3) t jf 210 ps p-p timing jitter, filtered 65 khz-1.3 mhz (oc-3) t jf 150 ps p-p parameter symbol conditions min. typ. max. units thermal resistance junction to ambient ja still air 78 c/w ja 1 m/s air flow 70 c/w ja 3 m/s air flow 68 c/w thermal resistance junction to case jc 37 c/w
clock multiplier and jitter attenuator mds 2059-02 c 10 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 package outline and package dimensions (16-pin tssop, 173 mil. narrow body) package dimensions are kept current with jedec publication no. 95 ordering information while the information presented herein has been checked for both accuracy and reliability, integrated circuit systems (ics) assumes no responsibility for either its use or for the infringemen t of any patents or other rights of third parties, which wou ld result from its use. no other circuits, patents, or licenses are implied. this product is intended for use in normal commercial applications. any other applications such as those requiring ex tended temperature range, high re liability, or other extraordina ry environmental requirements are not recomm ended without additional processing by ics. ics reserves the right to change any circuitry or specifications without notice. ics does not authorize or warrant any ics product for use in life support devices o r critical medical instruments. part / order number marking shipping packaging package temperature ics2059gi-02 2059gi02 tubes 16-pin tssop -40 to +85 c ICS2059GI-02T 2059gi02 tape and reel 16-pin tssop -40 to +85 c index area 1 2 16 d e1 e seating plane a 1 a a 2 e - c - b aaa c c l millimeters inches symbol min max min max a--1.20--0.047 a1 0.05 0.15 0.002 0.006 a2 0.80 1.05 0.032 0.041 b 0.19 0.30 0.007 0.012 c 0.09 0.20 0.0035 0.008 d 4.90 5.1 0.193 0.201 e 6.40 basic 0.252 basic e1 4.30 4.50 0.169 0.177 e 0.65 basic 0.0256 basic l 0.45 0.75 0.018 0.030 0 8 0 8 aaa -- 0.10 -- 0.004 idt? / ics? clock multiplier and jitter attenuator ics2059-02 10 ics2059-02 clock multiplier and jitter attenuator tsd
idt? / ics? clock multiplier and jitter attenuator ics2059-02 11 ics2059-02 clock multiplier and jitter attenuator tsd clock multiplier and jitter attenuator mds 2059-02 c 11 revision 031605 integrated circuit systems, inc. 525 race street, san jose, ca 95126 tel (408) 297-1201 www.icst.com ics2059-02 revision history rev. originator date description of change a p.griffith 11/19/04 new device/datas heet. change proposal number fr om 4mpg019 to ics2059-02. move from advance to preliminary. b p.griffith 11/29/04 updated values for ?loop bandw idth? and? damping factor? in ?recommended loop filter values vs output freq uency range selection? table; c p.griffith 03/16/05 released to final and standard, general purpose device.
ics2059-02 clock multiplier and jitter attenuator tsd ics650-40a ethernet switch clock source tsd ? 2006 integrated device technology, inc. all rights reserved. product specifications subject to change without notice. idt and the idt logo are trademarks of integrated device technology, inc. accelerated thinking is a service mark of integrated device technology, inc. all other brands, product names a nd marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. printed in usa xx-xxxx-xxxxx corporate headquarters integrated device technology, inc. 6024 silver creek valley road san jose, ca 95138 united states 800 345 7015 +408 284 8200 (outside u.s.) asia pacific and japan integrated device technology singapore (1997) pte. ltd. reg. no. 199707558g 435 orchard road #20-03 wisma atria singapore 238877 +65 6 887 5505 europe idt europe, limited prime house barnett wood lane leatherhead, surrey united kingdom kt22 7de +44 1372 363 339 for sales 800-345-7015 408-284-8200 fax: 408-284-2775 for tech support clockhelp@idt.com 408-284-8200 innovate with idt and accelerate your future networks. contact: www.idt.com ics252 field programmable dual output ss versaclock synthesizer tsd

▲Up To Search▲

Price & Availability of ICS2059GI-02T

	To Download ICS2059GI-02T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .