|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
ARM946E-S microprocessor core with cache june 2001 technical manual
ii copyright 2000?001 by lsi logic corporation. all rights reserved. document db14-000104-00, first edition (june 2001) this document describes rev 0a of the lsi logic corporation ARM946E-S and will remain the of?ial reference source for all revisions/releases of this product until rescinded by an update. to receive product literature, visit us at http://www.lsilogic.com. lsi logic corporation reserves the right to make changes to any products herein at any time without notice. lsi logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by lsi logic; nor does the purchase or use of a product from lsi logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of lsi logic or third parties. copyright 2000?001 by lsi logic corporation. all rights reserved. trademark acknowledgment the lsi logic logo design, coreware, and right-first-time are registered trademarks or trademarks of lsi logic corporation. arm is a registered trademark of arm limited, used under license. all other brand and product names may be trademarks of their respective companies. bm ARM946E-S microprocessor core with cache technical manual iii copyright 2000?001 by lsi logic corporation. all rights reserved. preface this book is the primary reference and technical reference manual for the ARM946E-S. it contains a complete functional description for the product and includes complete physical and electrical speci?ations for this product. audience this document assumes that you have some familiarity with microprocessors and related support devices. the people who bene? from this book are: ? engineers and managers who are evaluating the processor for possible use in a system ? engineers who are designing the processor into a system organization this document has the following chapters and appendixes: chapter 1, introduction , provides an introduction to the ARM946E-S. chapter 2, signal descriptions , describes the signals used in the ARM946E-S. chapter 3, programmer s model , describes the programmer s model of the ARM946E-S and includes a summary of the ARM946E-S coprocessor registers. chapter 4, caches , describes the ARM946E-S cache implementation. chapter 5, protection unit , describes the ARM946E-S protection unit. iv preface copyright 2000?001 by lsi logic corporation. all rights reserved. chapter 6, tightly coupled sram , describes the requirements and operation of the tightly coupled sram. chapter 7, bus interface unit and write buffer , describes the operation of the bus interface unit and write buffer. chapter 8, external coprocessor interface , describes the coprocessor interface and the operation of common coprocessor instructions. chapter 9, debug interface , describes the debug support for the ARM946E-S and the embeddedice-rt logic. chapter 10, etm interface , describes the etm interface, including details of how to enable the interface. chapter 11, test support , describes the test methodology used for the ARM946E-S synthesized logic and tightly coupled sram. appendix a, ac parameters , describes the timing parameters applicable to the ARM946E-S. related publications arm architecture reference manual available from arm ltd. as document no. arm ddi 0100. arm9e-s technical reference manual available from arm ltd. as document no.arm ddi 0165. amba speci?ation (rev 2.0) available from arm ltd. as document no. arm ihi 0011. embedded trace macrocell speci?ation (rev 1.0) available from arm ltd. as document number ihi 0014e. standard test access port and boundary-scan architecture , ieee std. 1149.1-1990 conventions used in this manual the ?st time a word or phrase is de?ed in this manual, it is italicized. preface v copyright 2000?001 by lsi logic corporation. all rights reserved. the word assert means to drive a signal true or active. the word deassert means to drive a signal false or inactive. signals that are active low end in an ?. hexadecimal numbers are indicated by the pre? ?xfor example, 0x32cf. binary numbers are indicated by the pre? ?bfor example, 0b0011.0010.1100.1111. vi preface copyright 2000?001 by lsi logic corporation. all rights reserved. ARM946E-S microprocessor core with cache technical manual vii copyright 2000?001 by lsi logic corporation. all rights reserved. contents chapter 1 introduction 1.1 about the ARM946E-S 1-1 1.2 microprocessor block diagram 1-2 1.2.1 arm9e-s processor core 1-4 1.2.2 system controller 1-4 1.2.3 cp15 system control coprocessor 1-4 1.2.4 data and instruction caches and control 1-5 1.2.5 protection unit 1-5 1.2.6 instruction and data srams 1-5 1.2.7 ahb interface unit and write buffer 1-5 1.2.8 external coprocessor interface 1-6 1.2.9 jtag and debug interface port 1-6 1.2.10 embedded trace module interface 1-6 1.3 coreware program 1-6 chapter 2 signal descriptions 2.1 signal properties and requirements 2-1 2.2 clock interface signals 2-5 2.3 ahb signals 2-5 2.4 instruction ram signals 2-8 2.5 data ram signals 2-10 2.6 instruction cache signals 2-11 2.7 data cache signals 2-15 2.8 coprocessor interface signals 2-20 2.9 debug signals 2-22 2.10 jtag signals 2-24 2.11 miscellaneous signals 2-25 2.12 etm interface signals 2-25 2.13 atpg scan control signals 2-30 viii contents copyright 2000?001 by lsi logic corporation. all rights reserved. chapter 3 programmer s model 3.1 about the ARM946E-S programmer s model 3-1 3.2 about the arm9e-s programmer s model 3-2 3.3 cp15 registers 3-2 3.3.1 accessing cp15 registers 3-4 3.3.2 id code register (0) 3-5 3.3.3 cache type register (0) 3-6 3.3.4 tightly coupled memory size register (0) 3-9 3.3.5 control register (1) 3-11 3.3.6 cache con?uration registers (2) 3-13 3.3.7 write buffer control register (3) 3-14 3.3.8 access permission registers (5) 3-15 3.3.9 protection region/base size (pr/bs) registers (6) 3-19 3.3.10 cache operations register (7) 3-22 3.3.11 cache lockdown registers (9) 3-25 3.3.12 tightly coupled memory region registers (9) 3-26 3.3.13 trace process identi?r register (13) 3-29 3.3.14 cache debug index register (15) 3-31 3.4 cp14 registers 3-34 3.4.1 debug comms channel status register (c0) 3-34 3.4.2 debug status register (c2) 3-35 chapter 4 caches 4.1 cache architecture 4-1 4.2 i-cache 4-5 4.2.1 enabling and disabling the i-cache 4-5 4.2.2 i-cache operation 4-5 4.2.3 i-cache validity 4-6 4.2.4 i-cache flush 4-6 4.3 d-cache 4-7 4.3.1 enabling and disabling the d-cache 4-7 4.3.2 d-cache operation 4-7 4.3.3 d-cache validity 4-9 4.3.4 d-cache clean and flush 4-9 4.4 cache lockdown 4-11 4.4.1 locking down the caches 4-12 contents ix copyright 2000?001 by lsi logic corporation. all rights reserved. chapter 5 protection unit 5.1 about the protection unit 5-1 5.2 enabling the protection unit 5-2 5.3 memory regions 5-2 5.3.1 region base address 5-2 5.3.2 region size 5-3 5.3.3 partition attributes 5-3 5.4 overlapping regions 5-3 5.5 background regions 5-4 chapter 6 tightly coupled sram 6.1 ARM946E-S sram requirements 6-1 6.2 using cp15 control register 6-2 6.2.1 enabling the i-sram 6-2 6.2.2 disabling the i-sram 6-3 6.2.3 i-sram load mode 6-3 6.2.4 enabling and disabling the d-sram 6-4 6.2.5 d-sram load mode 6-4 chapter 7 bus interface unit and write buffer 7.1 about the biu and write buffer 7-1 7.2 ahb bus master interface 7-2 7.2.1 about the ahb 7-2 7.2.2 ARM946E-S transfer descriptions 7-3 7.2.3 burst sizes 7-3 7.2.4 line fetch transfers 7-3 7.2.5 back-to-back line fetches 7-4 7.2.6 uncached transfers 7-5 7.2.7 burst accesses 7-5 7.2.8 bursts crossing 1 kbyte boundary 7-6 7.3 noncached thumb instruction fetches 7-6 7.4 ahb clocking 7-7 7.4.1 clk-to-hclk skew 7-8 7.5 write buffer 7-10 7.5.1 write buffer operation 7-11 7.5.2 enabling and disabling the write buffer 7-12 7.5.3 using self-modifying code 7-12 x contents copyright 2000?001 by lsi logic corporation. all rights reserved. chapter 8 external coprocessor interface 8.1 about the external coprocessor interface 8-1 8.2 coprocessor instructions 8-2 8.3 ldc/stc instructions 8-3 8.3.1 coprocessor handshake states 8-5 8.3.2 coprocessor handshake encoding 8-6 8.3.3 multiple external coprocessors 8-6 8.4 mcr/mrc instructions 8-7 8.5 interlocked mcr instructions 8-8 8.6 cdp instructions 8-9 8.7 privileged instructions 8-10 8.8 busy-waiting and interrupts 8-10 chapter 9 debug interface 9.1 debug systems 9-1 9.1.1 debug host 9-2 9.1.2 protocol converter 9-2 9.1.3 ARM946E-S debug target 9-3 9.2 debug operations overview 9-4 9.3 debug using the serial interface and tap controller 9-5 9.3.1 serial registers 9-5 9.3.2 tap controller state machine 9-6 9.3.3 scan chains 9-12 9.3.4 debug access to the caches 9-17 9.4 debug using the embeddedice-rt 9-18 9.4.1 disabling embeddedice-rt 9-20 9.4.2 debug communications channel 9-20 9.4.3 debug comms channel registers 9-21 9.4.4 communications using the comms channel 9-21 9.5 breakpoints, watchpoints, and debug requests 9-22 9.5.1 entry into debug state on breakpoint 9-23 9.5.2 breakpoints and exceptions 9-24 9.5.3 watchpoints 9-24 9.5.4 watchpoints and exceptions 9-26 9.5.5 debug request 9-27 9.5.6 actions of the arm9e-s in debug state 9-27 contents xi copyright 2000?001 by lsi logic corporation. all rights reserved. 9.6 determining the core and system state 9-27 9.7 real-time debug 9-28 9.8 arm9e-s clock domains 9-29 9.9 synchronizing debug clocks 9-29 chapter 10 etm interface 10.1 about the etm 10-1 10.1.1 trace port 10-1 10.1.2 triggering facilities 10-2 10.2 etm interface 10-2 10.3 enabling the etm interface 10-3 chapter 11 test support 11.1 about the ARM946E-S test methodology 11-1 11.2 scan insertion and atpg 11-1 11.3 bist of memory arrays 11-2 appendix a ac parameters a.1 timing diagrams 11-1 a.2 ac timing parameter de?itions 11-10 index customer feedback figures 1.1 ARM946E-S block diagram 1-3 2.1 ARM946E-S signal diagram 2-3 3.1 mrc and mcr instruction format 3-4 3.2 id code register 3-5 3.3 cache type register 3-6 3.4 tightly coupled memory size register 3-9 3.5 control register 3-11 3.6 instruction/data cacheable bits register 3-14 3.7 write buffer control register 3-15 xii contents copyright 2000?001 by lsi logic corporation. all rights reserved. 3.8 instruction/data access permission (i/dap) register (extended) 3-16 3.9 instruction/data access permission (i/dap) register (standard) 3-18 3.10 pr/bs register 3-20 3.11 index and set format 3-23 3.12 address format 3-24 3.13 cache lockdown register 3-26 3.14 tightly coupled memory region register format 3-27 3.15 trace process id register 3-29 3.16 test state register 3-30 3.17 cache debug index register - index/set format 3-32 3.18 data format for tag read/write operations 3-32 3.19 debug comms channel status register 3-34 3.20 coprocessor 14 debug status register 3-36 4.1 example 8 kbyte cache 4-2 4.2 access address for a 4 kbyte cache 4-3 4.3 register 7, rd format 4-10 5.1 ARM946E-S protection unit 5-1 5.2 overlapping memory regions 5-4 6.1 sram read cycle 6-2 7.1 line fetch transfer 7-4 7.2 back-to-back line fetches 7-5 7.3 nonsequential uncached accesses 7-5 7.4 data burst followed by instruction fetch 7-6 7.5 crossing a 1 kbyte boundary 7-6 7.6 ahb clock relationships 7-8 7.7 ARM946E-S clk to ahb hclk sampling 7-9 8.1 coprocessor clocking 8-2 8.2 ldc/stc cycle timing 8-3 8.3 mcr/mrc transfer timing with busy-wait 8-7 8.4 interlocked mcr timing with busy-wait 8-8 8.5 late cancelled cdp instruction 8-9 8.6 privileged instructions 8-10 8.7 busy-waiting and interrupts 8-11 9.1 typical debug system 9-2 9.2 arm9e-s processor and debug logic 9-3 9.3 tap controller state diagram 9-7 contents xiii copyright 2000?001 by lsi logic corporation. all rights reserved. 9.4 tag address format 9-17 9.5 cache index register format 9-18 9.6 the arm9e-s, tap controller, and embeddedice-rt 9-19 9.7 breakpoint timing 9-23 9.8 watchpoint entry with data processing instruction 9-25 9.9 watchpoint entry with branch 9-26 9.10 clock synchronization logic 9-30 10.1 ARM946E-S etm interface 10-3 a.1 clock, reset, and ahb enable timing 11-2 a.2 ahb bus request and grant related timing 11-2 a.3 ahb bus master timing 11-3 a.4 coprocessor interface timing 11-4 a.5 debug interface timing 11-5 a.6 jtag interface timing 11-6 a.7 dbgsdout to dbgtdo timing 11-7 a.8 exception and con?uration timing 11-7 a.9 intest wrapper timing 11-8 a.10 etm interface timing 11-9 tables 3.1 cp15 register map 3-3 3.2 cp15 abbreviations 3-4 3.3 accessing pr/bs registers 3-20 3.4 cache operations 3-22 3.5 index fields for supported cache sizes 3-23 3.6 cache debug operations 3-31 3.7 tag and index fields for supported cache sizes 3-33 3.8 coprocessor 14 register map 3-34 4.1 tag and index fields for supported cache sizes 4-4 4.2 cd bit function 4-8 4.3 calculating index addresses 4-10 7.1 supported burst types 7-3 7.2 data write modes 7-11 8.1 coprocessor handshake states 8-5 8.2 handshake encoding 8-6 9.1 test access port instruction descriptions 9-10 9.2 ARM946E-S scan chain functions 9-12 xiv contents copyright 2000?001 by lsi logic corporation. all rights reserved. 9.3 scan chain 1 bit allocation 9-13 9.4 scan chain 2 bit allocation 9-14 9.5 scan chain 15 bit allocation 9-15 9.6 mapping of scan chain 15 address field to cp15 registers 9-15 9.7 coprocessor 14 register map 9-21 a.1 timing parameter de?itions 11-10 ARM946E-S microprocessor core with cache technical manual 1-1 copyright 2000?001 by lsi logic corporation. all rights reserved. chapter 1 introduction this chapter introduces the ARM946E-S microprocessor core. it contains the following sections: ? section 1.1, ?bout the ARM946E-S |