View ADNS-5095_7007780.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ADNS-5095 low power optical mouse sensor data sheet description the avago technologies ADNS-5095 is a low power, small form factor optical mouse sensor. it has a new low-power architecture and automatic power management modes, making it ideal for battery, power-sensitive applications C such as cordless input devices. the ADNS-5095 is capable of high-speed motion detec- tion C up to 30ips and 8g. in addition, it has an on-chip os- cillator and led driver to minimize external components. the ADNS-5095 along with the adns-5100-001 trim lens, adns-5200 clip and hlmp-eg3e-xxxxx led form a com- plete and compact mouse tracking system. there are no moving parts and this translates to high reliability and less maintenance for the end user. in addition, precision optical alignment is not required, facilitating high volume assembly. the sensor is programmed via registers through a four- wire serial port. it is housed in an 8-pin staggered dual in- line package (dip). features ? low power architecture ? small form factor ? programmable periods / response times and downshift times from one mode to another for the power-saving modes ? smart led current switching depending on surface brightness ? high speed motion detection up to 30ips and 8g ? external interrupt output for motion detection ? internal oscillator C no clock input needed ? selectable resolution up to 1750cpi ? operating voltage: as low as 2.8v ? four wire serial port interface ? minimal number of passive components applications ? optical mice and optical trackballs ? integrated input devices ? battery-powered input devices
2 theory of operation the ADNS-5095 is based on optical navigation technol- ogy, which measures changes in position by optically acquiring sequential surface images (frames) and math- ematically determining the direction and magnitude of movement. the ADNS-5095 contains an image acquisition system (ias), a digital signal processor (dsp), and a four wire se- rial port. the ias acquires microscopic surface images via the lens and illumination system. these images are processed by the dsp to determine the direction and distance of mo- tion. the dsp calculates the dx and dy relative displace- ment values. an external microcontroller reads and translates the dx and dy information from the sensor serial port into ps2, usb, or rf signals before sending them to the host pc. pinout of ADNS-5095 optical mouse sensor pin name input/ output description 1 miso o serial data output (master in/ slave out) 2 led o led illumination 3 motion o motion interrupt output (default active low) 4 ncs i chip select (active low input) 5 sclk i serial clock 6 gnd gnd ground 7 vdd power supply voltage 8 mosi i serial data input (master out/ slave in) figure 1. package outline drawing (top view) product number date code lot code 1 2 3 4 5 6 7 8 item marking remarks product number a5095 date code xyywwz x = subcon code yyww = date code z = sensor die source lot code vvv numeric
3 figure 2. package outline drawing caution: it is advised that normal static precautions be taken in handling and assembling of this component to prevent damage and/or degradation which may be induced by esd. section a-a (0.04) 0.002 (2.54) 0.100 aa pin 1 clear optical path protective kapton tape 4.55 0.179 4.45 0.175 ? 5.60 0.220 ? 0.80 0.031 12.85 (at shoulder) 0.506 5.15 0.203 12.85 0.50 (at lead tip) 0.506 0.020 9.10 0.358 4.30 0.169 3.21 0.126 90 3 q lead width 0.50 0.020 9.90 0.390 lead pitch 2.00 0.079 lead offset 1.00 0.039 lot code date code product number features for illustration only pin 1 notes: 1. dimensions in millimeter / inches. 2. dimensional tolerance: 0.1mm. 3. coplanarity of leads: 0.1mm. 4. lead pitch tolerance: 0.15mm. 5. non-cumulative pitch tolerance: 0.15mm. 6. angular tolerance: 3 q 7. maximum flash: 0.2mm. 8. brackets () indicate reference dimension. 9. document number: led_diff_8b_pkg_002
4 overview of optical mouse sensor assembly avago technologies provides an iges fi le drawing describing the base plate molding features for lens and pcb align- ment. the ADNS-5095 sensor is designed for mounting on a through-hole pcb. there is an aperture stop and features on the package that align to the lens. the adns-5100-001 lens provides optics for the imaging of the surface as well as illumination of the surface at the optimum angle. features on the lens align it to the sensor, base plate, and clip with the led. the adns-5200 clip holds the led in relation to the lens. the led must be inserted into the clip and the leds leads formed prior to loading on the pcb. the hlmp-eg3e-xxxx led is recommended for illumination. figure 3. recommended pcb mechanical cutouts and spacing (top view) notes: 1. dimensions in millimeter/inches 2. view from component side of pcb (or top view of mouse)
5 figure 5. distance from lens reference plane to tracking surface (z) important note: pin 1 of sensor should be located nearest to the led figure 4. 2d assembly drawing of ADNS-5095 (top and side view) 2.40 (0.094) z = object surface sensor lens lens reference plane 13.10 (0.516) 33.45 (1.317) base plate dimensions in mm (inches) 10.58 (0.417) 2.40 (0.094) 7.45 (0.293) top view cross section side view base plate sensor lens pcb top pcb to surface alignment post (optional) navigation surface led clip led bottom of lens flange to surface pin 1
6 pcb assembly considerations 1. insert the sensor and all other electrical components into pcb. 2. insert the led into the assembly clip and bend the leads 90 degrees. 3. insert the led clip assembly into pcb. 4. this sensor package is only qualifi ed for wave-solder process. 5. wave solder the entire assembly in a no-wash solder process utilizing solder fi xture. the solder fi xture is needed to protect the sensor during the solder process. it also sets the correct sensor-to-pcb distance as the lead shoulders do not normally rest on the pcb surface. the fi xture should be designed to expose the sensor leads to solder while shielding the optical aperture from direct solder contact. 6. place the lens onto the base plate. 7. remove the protective kapton tape from optical aperture of the sensor. care must be taken to keep contaminants from entering the aperture. recommend not to place the pcb facing up during the entire mouse assembly process. recommend to hold the pcb fi rst vertically for the kapton removal process. 8. insert pcb assembly over the lens onto the base plate aligning post to retain pcb assembly. the sensor aperture ring should self-align to the lens. figure 7. block diagram of ADNS-5095 optical mouse 9. the optical position reference for the pcb is set by the base plate and lens. note that the pcb motion due to button presses must be minimized to maintain optical alignment. 10. install mouse top case. there must be a feature in the top case to press down onto the pcb assembly to ensure all components are interlocked to the correct vertical height. customer supplied base plate with recommended alignment features per iges drawing adns-5100-001 customer supplied pcb ADNS-5095 (sensor) led clip led figure 6. exploded view of assembly ADNS-5095 serial port and registers ncs sclk mosi miso power and control motion vdd3 oscillator led drive led gnd dsp image array
7 recommended typical application (receiver side) figure 8. schematic diagram for interface between ADNS-5095 and microcontroller (cordless application) recommended typical application (transmitter side) adns-5100-001 lens surface 2 hlmp -eg3e 7 6 1 5 3 8 4 0.1 mf 40 pf 40 pf p3.3 p3.4 p3.5 p3.0 p3.1 p3.2 p1.5 p1.6 p1.7 p1.0 p1.1 p1.2 p1.3 p1.4 gnd gnd rst xtal2 xtal1 zled gnd vdd qa qb r l m buttons rf receiver circuitry rf transmitter circuitry 20 vcc vdd shld 12 mhz r 6 mhz (optional) xtalout xtalin p0.5 p0.6 p0.7 vdd 0.1 f vdd (5 v) d+ dC d+ dC gnd shld 1.3 k vpp vreg mcu with usb features 2.8v mcu 4.7 f miso sclk motion mosi ncs vdd gnd 2.8v tps61070 en fb vout sw vbat gnd vbat (dual cell) 2.8v 1m (1%) 21.5k (1%) 10uf 4.7uh 4.7uf 6 3 1 5 4 2 4.7uf 4.7uf 4.7uf * recommended bin p and above ADNS-5095 led
8 table 1. absolute maximum ratings parameter symbol minimum maximum units notes storage temperature t s -40 85 ? c operating temperature t a -15 55 ? c lead solder temperature 260 ? c for 7 seconds, 1.6mm below seating plane. supply voltage v dd -0.5 3.7 v esd (human body model) 2 kv all pins input voltage v in -0.5 v dd + 0.5 v all i/o pins output current iout 7 ma miso pin table 2. recommended operating condition parameter symbol min typ. max units notes operating temperature t a 040 ? c power supply voltage v dd 2.8 3.0 v power supply rise time t rt 0.005 100 ms 0 to vdd min supply noise (sinusoidal) v na 100 mvp-p 10khz C50mhz serial port clock frequency f sclk 1 mhz 50% duty cycle distance from lens refer- ence plane to tracking surface (z) z 2.3 2.4 2.5 mm speed s 0 30 ips at default frame rate acceleration a 8 g at run mode load capacitance cout 100 pf miso design considerations for improved esd performance for improved electrostatic discharge performance, typical creepage and clearance distance are shown in the table below. assumption: base plate construction is as per the avago technologies supplied iges fi le and adns-5100- 001 trim lens. note that the lens material is polycarbon- ate or polystyrene hh30. therefore, cyanoacrylate based adhesives or other adhesives that may damage the lens should not be used. typical distance (mm) adns-5100-001 creepage 15.43 clearance 7.77 regulatory requirements ? passes fcc b and worldwide analogous emission limits when assembled into a mouse with shielded cable and following avago technologies recommendations. ? passes iec-1000-4-3 radiated susceptibility level when assembled into a mouse with shielded cable and following avago technologies recommendations. ? ul fl ammability level ul94 hb.
9 table 3. ac electrical specifi cations electrical characteristics over recommended operating conditions. typical values at 25 c, vdd = 2.8 v. parameter symbol min. typ. max. units notes motion delay after reset t mot-rst 50 ms from reset register write to valid motion forced rest enable t rest-en 1 s from rest mode(rm) bits set to target rest mode wake from forced rest t rest-dis 1 s from rest mode(rm) bits cleared to valid motion power down t pd 50 ms from pd active (when bit 1 of register 0x0d is set) to low current wake from power down t wakeup 50 55 ms from pd inactive (when write 0x5a to regis- ter 0x3a) to valid motion miso rise time t r-miso 40 200 ns c l = 100 pf miso fall time t f-miso 40 200 ns c l = 100 pf miso delay after sclk t dly-miso 120 ns from sclk falling edge to miso data valid, no load conditions miso hold time t hold-miso 500 1/f sclk ns data held until next falling sclk edge mosi hold time t hold-mosi 200 ns amount of time data is valid after sclk rising edge mosi setup time t setup-mosi 120 ns from data valid to sclk rising edge spi time between write commands t sww 30 s from rising sclk for last bit of the fi rst data byte, commands to rising sclk for last bit of the second data byte spi time between write and read com- mands t swr 20 s from rising sclk f or last bit of the fi rst data byte, to rising sclk for last bit of the second address byte spi time between read and subsequent commands t srw t srr 250 ns from rising sclk for last bit of the fi rst data byte, to falling sclk for the fi rst bit of the next address spi read address-data delay t srad 4 s from rising sclk for last bit of the address byte, to falling sclk for fi rst bit of data being read ncs inactive after mo- tion burst t bexit 250 ns minimum ncs inactive time after motion burst before next spi usage ncs to sclk active t ncs-sclk 120 ns from ncs falling edge to fi rst sclk falling edge sclk to ncs inactive (for read operation) t sclk-ncs 120 ns from last sclk rising edge to ncs rising edge, for valid miso data transfer sclk to ncs inactive (for write operation) t sclk-ncs 20 s from last sclk rising edge to ncs rising edge, for valid mosi data transfer ncs to miso high-z t ncs-miso 250 ns from ncs rising edge to miso high-z state transient supply current i ddt 60 ma max supply current during a vdd ramp from 0 to vdd
10 table 4. dc electrical specifi cations electrical characteristics over recommended operating conditions. typical values at 25 c, vdd = 2.8 v. parameter symbol min typ. max units notes dc supply current in various mode i dd_avg 8.23 20.41 ma average run current, including led current, at max frame rate. no load on miso i dd_rest1 0.79 1.65 ma i dd_rest2 0.08 0.18 ma i dd_rest3 0.026 0.054 ma power down current 10 ? a input low voltage v il 0.5 v sclk, mosi, ncs input high voltage v ih vdd-0.5 v sclk, mosi, ncs input hysteresis v i_hys 200 mv sclk, mosi, ncs input leakage current i leak ? 1 ? 10 ? a vin=vdd-0.6v, sclk, mosi, ncs output low voltage v ol 0.7 v iout=1ma, miso, motion output high voltage v oh vdd-0.7 v iout=-1ma, miso, motion input capacitance cin 50 pf mosi, ncs, sclk
11 figure 11. relative wavelength responsivity. 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 400 500 600 700 800 900 1000 wavelength (nm) normalized response typical performance characteristics figure 9. mean resolution vs. distance from lens reference plane to surface. figure 10. typical path deviation. 500 600 700 800 900 1000 1100 1200 1.6 1.7 1.8 1.9 2 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 distance from lens reference plane to tracking surface - z (mm) mean resolution (cpi) white paper spruce wood manila black formica white formica 0 2 4 6 8 10 12 14 16 18 20 22 24 1.6 1.7 1.8 1.9 2 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 2.9 3 3.1 3.2 3.3 3.4 distance from lens reference plane to tracking surface - z (mm) maximum distance (mouse count) manila white paper black formica white formica spruce wood
12 synchronous serial port the synchronous serial port is used to set and read pa- rameters in the ADNS-5095, and to read out the motion information. the port is a four wire serial port. the host micro-controller always initiates communication; the ADNS-5095 never initiates data transfers. sclk, mosi, and ncs may be driven directly by a micro-controller. the port pins may be shared with other spi slave devices. when the ncs pin is high, the inputs are ignored and the output is at tri-state. the lines that comprise the spi port: sclk: clock input. it is always generated by the master (the micro-controller). mosi: input data. (master out/slave in) miso: output data. (master in/slave out) ncs: chip select input (active low). ncs needs to be low to activate the serial port; otherwise, miso will be high z, and mosi & sclk will be ignored. ncs can also be used to reset the serial port in case of an error. chip select operation the serial port is activated after ncs goes low. if ncs is raised during a transaction, the entire transaction is aborted and the serial port will be reset. this is true for all transactions. after a transaction is aborted, the normal ad- dress-to-data or transaction-to-transaction delay is still re- quired before beginning the next transaction. to improve communication reliability, all serial transactions should be framed by ncs. in other words, the port should not re- main enabled during periods of non-use because esd and eft/b events could be interpreted as serial communica- tion and put the chip into an unknown state. in addition, ncs must be raised after each burst-mode transaction is complete to terminate burst-mode. the port is not avail- able for further use until burst-mode is terminated. smart led current switching ADNS-5095 is designed with smart led feature, an auto or self-adjusting led current switching between the low and high current settings depending on the brightness of the tracking surface. if the surface is suffi ciently bright to the sensor, lower led current will be selected. when tracking on a darker surface, the higher current setting will be used. this feature is one of the power saving features in this sen- sor controlled by auto_led_ctrl register (0x43). power management modes the ADNS-5095 has three power-saving modes. each mode has a diff erent motion detection period with its re- spective response time to mouse motion. response time is the time taken for the sensor to wake up from rest mode when motion is detected. when left idle, the sensor auto- matically changes or downshift from run mode to rest1, to rest2 and fi nally to rest3 which consumes the least cur- rent. do note that current consumption is the lowest at rest3 and highest at rest1, however time required for sen- sor to respond to motion from rest1 is the shortest and longest from rest3. downshift time is the elapsed time (under no motion condition) from current mode to the next mode for example, it takes 10s for the sensor that is in rest1 to change to rest2. the typical response time and downshift time for each mode is shown in the following table. however, user can change the default time setting for each mode via register 0x0e through 0x13. mode response time (typical) downshift time (typical) rest 1 10ms <1s rest 2 100 ms 9s rest 3 500 ms 430s another feature in ADNS-5095 that can be used to opti- mize the power consumption of the optical mouse system is the motion interrupt output or motion pin (pin 3). it al- lows the host controller to be in sleep mode (or lowest op- erating current mode) when there is no motion detected after some time instead of consistently be in active mode and polling motion data from the sensor. when motion is detected, the sensor will send the motion interrupt signal through pin 3 to the controller to wake it up from sleep mode to resume its motion detection routine for naviga- tion position and direction update. motion detection routine typically in the motion detection routine, mcu will poll the sensor for valid motion data by checking on the mo- tion_st bit in motion_st register. if motion_st bit is set, motion data in delta_x and delta_y is valid and ready to be read by the mcu.
13 motion function motion output signal (pin 3) can be used as interrupt input to the microcontroller of the mouse to trigger the controller to read the motion data from the sensor whenever there is motion detected by the sensor. the motion signal can be confi gured to be level or edge triggered, active high or low by setting the bits in motion_ctrl register. for active high level-triggered confi guration, the motion pin level will be driven high as long the motion bit in register 0x02 is set and there is motion data in delta_x and delta_y registers ready to be read by the microcontroller. once all the motion data has been read, delta_x and delta_y values become zero, motion bit is reset and the motion pin level is driven low. for active high edge-triggered confi guration, a pulse of 230us will be sent through the motion pin when there is mo- tion detected by the sensor during rest modes. the pulse can be used as interrupt input to activate the microcontroller from its sleep mode to enter into run mode to start polling the sensor for motion data by monitoring motion_st bit (set whenever there is valid motion data) in motion register (0x02) and reading delta_x and delta_y registers until motion_st bit is reset. write operation write operation, defi ned as data going from the micro-controller to the ADNS-5095, is always initiated by the micro-con- troller and consists of two bytes. the fi rst byte contains the address (seven bits) and has a 1 as its msb to indicate write sequence. the second byte contains the data. the ADNS-5095 reads mosi on rising edges of sclk. mosi setup and hold time during write operation t setup, mosi t hold, mosi sclk mosi 1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 2 1 d 0 d 5 d 6 d 7 a 0 a 1 a 2 a 3 a 4 a 5 a 6 1a 6 d 4 d 3 d 2 d 1 sclk ncs mosi mosi driven by micro-controller miso figure 13. mosi setup figure 12. write operation
14 read operation a read operation, defi ned as data going from the ADNS-5095 to the micro-controller, is always initiated by the micro- controller and consists of two bytes. the fi rst byte contains the address, is sent by the micro-controller over mosi, and has a 0 as its msb to indicate data direction. the second byte contains the data and is driven by the ADNS-5095 over miso. the sensor outputs miso bits on falling edges of sclk and samples mosi bits on every rising edge of sclk. 1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 a 0 a 1 a 2 a 3 a 4 a 5 a 6 sclk ncs sclk cycle # mosi d 0 d 5 d 6 d 7 t srad delay d 4 d 3 d 2 d 1 miso figure 14. read operation mosi delay and hold time during read operation d 0 t hold-miso t dly-miso sclk miso note: the 500 ns minimum high state of sclk is also the minimum miso data hold time of the ADNS-5095. since the falling edge of sclk is actually the start of the next read or write command, the ADNS-5095 will hold the state of data on miso until the falling edge of sclk. timing between two write commands if the rising edge of the sclk for the last data bit of the second write command occurs before the required delay (t sww ), then the fi rst write command may not complete correctly. sclk t sww write operation address data write operation address data figure 15. miso delay figure 16. timing between two write commands required timing between read and write commands there are minimum timing requirements between read and write commands on the serial port.
15 timing between write and read commands if the rising edge of sclk for the last address bit of the read command occurs before the required delay (t swr ), the write command may not complete correctly. timing between read and subsequent write or read commands during a read operation sclk should be delayed at least t srad after the last address data bit to ensure that the adns- 5095 has time to prepare the requested data. the falling edge of sclk for the fi rst address bit of either the read or write command must be at least t srr or t srw after the last sclk rising edge of the last data bit of the previous read opera- tion. motion burst timing sclk t swr write operation address data next read operation address ? ? ? ? ? ? sclk t srad read operation address next read or write operation address ? ? ? ? ? ? t srw & t srr data motion_burst register address read first byte first read operation read second byte read third byte sclk ? ? ? ? ? ? t srad figure 18. timing between read and subsequent write or read commands figure 17. timing between write and read commands figure 19. motion burst timing
16 burst mode operation burst mode is a special serial port operation mode that may be used to reduce the serial transaction time for a motion read. the speed improvement is achieved by con- tinuous data clocking to or from multiple registers with- out the need to specify the register address, and by not requiring the normal delay period between data bytes. burst mode is initiated by reading the motion_burst register (0x63). the ADNS-5095 will respond with the con- tents of the delta_x, delta_y, squal, shut_hi, shut_ lo, and pix_max and pix_accum registers in that order. the burst transaction can be terminated anywhere in the sequence after the delta_y value by bringing the ncs pin high. the default read first byte is delta_x content and is specifi ed in register 0x42 (burst_read_first). the ad- dress that specifi es the read first byte can be changed to address 0x00 C 0x02 (prod_id C motion_st) or 0x05 C 0x08 (squal C pix_max) by writing to register 0x42. after reading the motion_burst address (0x63), the mi- crocontroller must wait t srad before starting to read the continuous data bytes. all data bits can be read with no delay between bytes by driving sclk at the normal rate. the data are latched into the output buff er after the last address bit is received. after the burst transmission is complete, the micro-controller must raise the ncs line for at least t bexit to terminate burst mode. the serial port is not available for use until it is reset with ncs, even for a second burst transmission. prior to reading motion_burst register (0x63), motion_ st bit in motion_st register (0x02) should be read. al- ternatively, read motion_burst register (0x63) only after motion pin is triggered. avago technologies highly recommends the usage of burst mode operation in optical mouse sensor design ap- plications. power up reset although ADNS-5095 does have an internal power up self reset circuitry, it is still highly recommended to follow the power up sequence below: i. apply power ii. drive ncs high, then low to reset the spi port. iii. write 0x5a to register 0x3a iv. write 0x80 to register 0x18 v. write 0x04 to register 0x43 vi. write 0x00 to register 0x22 reset ADNS-5095 can be reset by writing 0x5a to register 0x3a. a full reset will thus be executed and any register settings must be reloaded. the table below shows the state of the various pins during reset. state of signal pins after vdd is valid pin during reset after reset ncs ignored functional miso low depends on ncs sclk ignored depends on ncs mosi ignored depends on ncs xy_led high functional power down the ADNS-5095 can be set to power down mode by writ- ing 0x02 to register 0x0d to disable the sensor. in addi- tion, the spi port should not be accessed during power down. other ics on the same spi bus can be accessed, as long as the sensors ncs pin is not asserted. the table be- low shows the state of various pins during power down. to exit power down, write 0x5a to register 0x3a to reset the sensor in order to wake it up. a full reset will thus be executed. wait t wakeup before accessing the spi port. any register settings must then be reloaded. pin during power down motion undefi ned ncs functional* miso undefi ned sclk functional* mosi functional* xy_led low current notes: * ncs pin must be held to 1 (high) if spi bus is shared with other devices. it can be in either state if the sensor is the only device in connected to the host micro-controller. * reading of registers should only be performed after exiting from the power down mode. any read operation during power down will not refl ect the actual data of the registers. startup initialization the commands below should be implemented in the startup initialization routine each time the sensor is reset: ? write 0x80 to register 0x18 ? write 0x04 to register 0x43 ? write 0x00 to register 0x22
17 registers the ADNS-5095 registers are accessible via the serial port. the registers are used to read motion data and status as well as to set the device confi guration. address register name register description read/write default value 0x00 prod_id product id r 0x29 0x01 rev_id revision id r 0x01 0x02 motion_st motion status r 0x00 0x03 delta_x delta_x r 0x00 0x04 delta_y delta_y r 0x00 0x05 squal squal quality r 0x00 0x06 shut_hi shutter open time (upper 8-bit) r 0x01 0x07 shut_lo shutter open time (lower 8-bit) r 0x00 0x08 pix_max maximum pixel value r 0x00 0x09 pix_accum average pixel value r 0x00 0x0a pix_min minimum pixel value r 0x00 0x0b pix_grab pixel grabber r/w 0x00 0x0d mouse_ctrl mouse control r/w 0x01 0x0e run_downshift run to rest1 time r/w 0x46 0x0f rest1_period rest1 period r/w 0x00 0x10 rest1_downshift rest1 to rest2 time r/w 0x4f 0x11 rest2_period rest2 period r/w 0x09 0x12 rest2_downshift rest2 to rest3 time r/w 0x2f 0x13 rest3_period rest3 period r/w 0x31 0x21 mouse_ctrl_en mouse control enable register w 0x00 0x35 frame_idle frame idle setting r/w 0xf0 0x3a reset reset w 0x00 0x3f not_rev_id inverted revision id r 0xfe 0x40 led_ctrl led control r/w 0x00 0x41 motion_ctrl motion control r/w 0x40 0x42 burst_read_first burst read starting register r/w 0x03 0x43 auto_led_ctrl auto led control r/w 0x08 0x45 rest_mode_config rest mode confi guration r/w 0x00 0x63 motion_burst burst read r 0x00
18 prod_id address: 0x00 product id register access: read reset value: 0x29 bit76543210 field pid7 pid6 pid5 pid4 pid3 pid2 pid1 pid0 data type: 8-bit unsigned integer usage: this register contains a unique identifi cation assigned to the ADNS-5095. the value in this register does not change; it can be used to verify that the serial communications link is functional. if using this register to verify serial communications link during rest modes, please read following registers in this sequence: 0x00, 0x02, 0x03, 0x04, 0x00 (regardless of register 0x02s status). if both or either one of the read 0x00 value is correct, no additional action is required as the serial communication link is good. only if both read 0x00 value attempts are wrong, perform a reset operation to the sensor to restore the serial communications link. note: highly recommended to use motion pin function during rest modes for motion detection. rev_id address: 0x01 revision id register access: read reset value: 0x01 bit76543210 field rid7 rid6 rid5 rid4 rid3 rid2 rid1 rid0 data type: 8-bit unsigned integer usage: this register contains the ic revision. it is subject to change when new ic versions are released. motion_st address: 0x02 motion status register access: read/write reset value: 0x00 bit7 6543210 field motion_st rsvd rsvd rsvd rsvd rsvd rsvd rsvd data type: bit fi eld. usage: register 0x02 allows the user to determine if motion has occurred since the last time it was read. if the motion_st bit is set, then the user should read registers 0x03 (delta_x) and 0x04 (delta_y) to get the accumulated motion data. read this register before reading the delta_x and delta_y registers. writing any data into this register clears motion_st bit, delta_x and delta_y registers. however the written data byte will not be saved. bit field name description 7 motion_st motion detected since last report 0 = no motion (default) 1 = motion occurred, data in delta_x and delta_y registers ready to be read 6-0 rsvd reserved
19 delta_x address: 0x03 x displacement register access: read reset value: 0x00 bit76543210 field x7 x6 x5 x4 x3 x2 x1 x0 data type: eight bit 2s complement number. usage: x-axis movement in counts since last report. absolute value is determined by resolution. reading this register clears the content of this register. 80 81 fe ff 00 01 02 7e 7f -128 -127 -2 -1 0 +1 +2 +126 +127 motion delta_x 80 81 fe ff 00 01 02 7e 7f -128 -127 -2 -1 0 +1 +2 +126 +127 motion delta_y note: registers 0x03 and 0x04 must be read consecutively. delta_y address: 0x04 y displacement register access: read reset value: 0x00 bit76543210 field y7 y6 y5 y4 y3 y2 y1 y0 data type: eight bit 2s complement number. usage: y-axis movement in counts since last report. absolute value is determined by resolution. reading this register clears the content of this register. note: avago recommends that registers 0x03 and 0x04 be read consecutively.
20 figure 20. squal values (white paper) figure 21. mean squal vs. z (white paper) squal address: 0x05 squal quality register access: read reset value: 0x00 bit76543210 field sq7 sq6 sq5 sq4 sq3 sq2 sq1 sq0 data type: upper 8 bits of a 9-bit unsigned integer. usage: squal (surface quality) is a measure of the number of valid features visible by the sensor in the current frame. the maximum squal register value is 255. since small changes in the current frame can result in changes in squal, variations in squal when looking at a surface are expected. the graph below shows 800 sequentially acquired squal values, while a sensor was moved slowly over white paper. squal is nearly equal to zero, if there is no surface below the sensor. squal is typically maximized when the navigation surface is at the optimum distance from the imaging lens (the nominal z-height). 0 10 20 30 40 50 60 70 1 27 53 79 105 131 157 183 209 235 261 287 313 339 365 391 417 443 469 495 521 547 573 599 625 651 677 703 729 755 781 count squal value -10 0 10 20 30 40 50 60 70 1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 distance from lens reference plane to tracking surface - z (mm) squal count avg-3sigma avg avg+3sigma
21 shut_hi address: 0x06 shutter open time (upper 8-bits) register access: read reset value: 0x01 bit76543210 field s15 s14 s13 s12 s11 s10 s9 s8 shut_lo address: 0x07 shutter open time (lower 8-bits) register access: read reset value: 0x00 bit76543210 field s7 s6 s5 s4 s3 s2 s1 s0 data type: sixteen bit unsigned integer. usage: units are in clock cycles. read shut_hi fi rst, then shut_lo. they should be read consecutively. the shutter is adjusted to keep the average and maximum pixel values within normal operating ranges. the shutter value is automatically adjusted. figure 22. shutter (white paper). figure 23. mean shutter vs. z (white paper). 0 20 40 60 80 100 120 140 160 1 27 53 79 105 131 157 183 209 235 261 287 313 339 365 391 417 443 469 495 521 547 573 599 625 651 677 703 729 755 781 count shutter value 0 50 100 150 200 250 300 1.6 1.8 2 2.2 2.4 2.6 2.8 3 3.2 3.4 distance from lens reference plane to tracking surface - z (mm) shutter value avg-3sigma avg avg+3sigma
22 pix_max address: 0x08 maximum pixel value register access: read reset value: 0x00 bit76543210 field mp7 mp6 mp5 mp4 mp3 mp2 mp1 mp0 data type: eight-bit number. usage: store the highest pixel value in current frame. minimum value = 0, maximum value = 255. the highest pixel value may vary with diff erent frame. pix_accum address: 0x09 average pixel value register access: read reset value: 0x00 bit76543210 field ap7 ap6 ap5 ap4 ap3 ap2 ap1 ap0 data type: high 8-bits of an unsigned 16-bit integer. usage: this register stores the accumulated pixel value of the last image taken. this register can be used to fi nd the average pixel value, where average pixel = (register value ap[7:0]) * 0.71 the maximum accumulated value is 45847 but only bits [15:8] are reported, therefore the maximum register value is 179. the minimum is 0. the pix_accum value may vary with diff erent frame. pix_min address: 0x0a minimum pixel value register access: read reset value: 0x00 bit76543210 field mp7 mp6 mp5 mp4 mp3 mp2 mp1 mp0 data type: eight-bit number. usage: store the lowest pixel value in current frame. minimum value = 0, maximum value = 127. the minimum pixel value may vary with diff erent frame.
23 pix_grab address: 0x0b pixel grabber register access: read/write reset value: 0x00 bit76543210 field pg_valid pg6 pg5 pg4 pg3 pg2 pg1 pg0 data type: eight bit word. usage: the pixel grabber captures 1 pixel per frame. bit-7 (msb) of this register will be set to indicate that the 7-bit pixel data (pg[6:0]) is valid for grabbing. in a 19x19 pixel array, it will take 361 read operations to grab all the pixels to form the complete image. bit(s) field name description 7 pg_valid pixel grabber valid 6:0 pg[6:0] pixel data note: any write operation into this register will reset the grabber to origin (pixel 0 position). the sensor should not be moved before the 361 read operations are completed to ensure original data is grabbed to produce good (uncorrupted) image. 19x19 pixel array address map C (view from top of sensor) positive y positive x top x-ray view of mouse pin 1 left button right button led 1 2 3 4 5 6 7 8 342 323 304 285 266 247 228 209 190 171 152 133 114 95 76 57 38 19 0 first 343 324 305 286 267 248 229 210 191 172 153 134 115 96 77 58 39 20 1 344 325 306 287 268 249 230 211 192 173 154 135 116 97 78 59 40 21 2 345 326 307 288 269 250 231 212 193 174 155 136 117 98 79 60 41 22 3 346 327 308 289 270 251 232 213 194 175 156 137 118 99 80 61 42 23 4 347 328 309 290 271 252 233 214 195 176 157 138 119 100 81 62 43 24 5 348 329 310 291 272 253 234 215 196 177 158 139 120 101 82 63 44 25 6 349 330 311 292 273 254 235 216 197 178 159 140 121 102 83 64 45 26 7 350 331 312 293 274 255 236 217 198 179 160 141 122 103 84 65 46 27 8 351 332 313 294 275 256 237 218 199 180 161 142 123 104 85 66 47 28 9 352 333 314 295 276 257 238 219 200 181 162 143 124 105 86 67 48 29 10 353 334 315 296 277 258 239 220 201 182 163 144 125 106 87 68 49 30 11 354 335 316 297 278 259 240 221 202 183 164 145 126 107 88 69 50 31 12 355 336 317 298 279 260 241 222 203 184 165 146 127 108 89 70 51 32 13 356 337 318 299 280 261 242 223 204 185 166 147 128 109 90 71 52 33 14 357 338 319 300 281 262 243 224 205 186 167 148 129 110 91 72 53 34 15 358 339 320 301 282 263 244 225 206 187 168 149 130 111 92 73 54 35 16 359 340 321 302 283 264 245 226 207 188 169 150 131 112 93 74 55 36 17 last 360 341 322 303 284 265 246 227 208 189 170 151 132 113 94 75 56 37 18
24 mouse_ctrl address: 0x0d mouse control register access: read/write reset value: 0x01 bit76543210 field rsvd rsvd res_en res2 res1 res0 pd res_d data type: bit fi eld usage: resolution and chip reset information can be accessed or to be edited by this register. bit(s) field name description 7:6 rsvd reserved 5 res_en enable resolution settings set on mouse_ctrl [4:2] 4:2 res [2:0] resolution 000: 1000 dpi (default) 001: 250 dpi 010: 500 dpi 011: 1250 dpi 100: 1500 dpi 101: 1750 dpi 1 pd power down 0 res_d 0: 500 dpi 1: 1000 dpi (default) note: 1. setting mouse_ctrl [5] bit to 1 will supersede and ignore mouse_ctrl [0] setting. 2. each read/write operation of this register should be followed by a write operation: write register 0x21 with 0x10 run_downshift address: 0x0e run to rest1 time register access: read/write reset value: 0x46 bit76543210 field rud7 rud6 rud5 rud4 rud3 rud2 rud1 rud0 data type: eight bit number usage: this register sets the run to rest1 mode downshift time. the time is the value of this register multiply by 16 frames. min value for this register must be 1. for example at typical frame rate of 2250fps, each frame period is about 444us. therefore the run downshift time would be register value (0x46) * 16 * frame period = 70 * 16 * 444us = 497.3ms
25 rest1_period address: 0x0f rest1 period register access: read/write reset value: 0x00 bit76543210 field r1p7 r1p6 r1p5 r1p4 r1p3 r1p2 r1p1 r1p0 data type: eight bit number usage: this register sets the rest1 period. period = (register value r1p [7:0] +1) x 7ms (typical slow clock period). min value for this register is 0. max value is 0xfd. note: writing into this register when the sensor itself is operating in this rest mode may result in unexpected behavior of the sensor. to avoid this from happening, below commands should be incorporated prior and after the write command into this register. w 22 80 -> write 0x80h into register 0x22h prior to writing into this register w 0f xx -> writing into this register w 22 00 -> write 0x00h into register 0x22h after writing into this register rest1_downshift address: 0x10 rest1 to rest2 downshift time register access: read/write reset value: 0x4f bit76543210 field r1d7 r1d6 r1d5 r1d4 r1d3 r1d2 r1d1 r1d0 data type: eight bit number usage: this register sets the rest1 to rest2 mode downshift time. time = (register value r1d [7:0]) x (rest1 period) x 16. min value for this register is 0. rest2_period address: 0x11 rest2 period register access: read/write reset value: 0x09 bit76543210 field r2p7 r2p6 r2p5 r2p4 r2p3 r2p2 r2p1 r2p0 data type: eight bit number usage: this register sets the rest2 period. period = (register value r2p [7:0] +1) x 7ms (typical slow clock period). min value for this register is 0. max value is 0xfd. note: writing into this register when the sensor itself is operating in this rest mode may result in unexpected behavior of the sensor. to avoid this from happening, below commands should be incorporated prior and after the write command into this register. w 22 80 -> write 0x80h into register 0x22h prior to writing into this register w 11 xx -> writing into this register w 22 00 -> write 0x00h into register 0x22h after writing into this register
26 rest2_downshift address: 0x12 rest2 to rest3 downshift time register access: read/write reset value: 0x2f bit76543210 field r2d7 r2d6 r2d5 r2d4 r2d3 r2d2 r2d1 r2d0 data type: eight bit number usage: this register sets the rest1 to rest2 mode downshift time. time = (register value r2d [7:0] ) x (rest2 period) x 128. min value for this register is 0. rest3_period address: 0x13 rest3 period register access: read/write reset value: 0x31 bit76543210 field r3p7 r3p6 r3p5 r3p4 r3p3 r3p2 r3p1 r3p0 data type eight bit number usage: this register sets the rest3 period. period = (register value r3p [7:0] +1) x 7ms (typical slow clock period). min value for this register is 0. max value is 0xfd. note: writing into this register when the sensor itself is operating in this rest mode may result in unexpected behavior of the sensor. to avoid this from happening, below commands should be incorporated prior and after the write command into this register. w 22 80 -> write 0x80h into register 0x22h prior to writing into this register w 13 xx -> writing into this register w 22 00 -> write 0x00h into register 0x22h after writing into this register mouse_ctrl_en address: 0x21 mouse control enable register access: write reset value: 0x00 bit76543210 field mce7 mce6 mce5 mce4 mce3 mce2 mce1 mce0 data type: eight bit unsigned integer. usage: write 0x10 to this register after accessing register 0x0d to complete read/write operations.
27 frame_idle address: 0x35 frame idle setting register access: read/write reset value: 0xf0 bit7 6 54 32 10 field 1 1 fr5 fr4 fr3 fr2 fr1 fr0 data type: eight bit unsigned integer. usage : this register is used to control the frame rate. the value in this register is used to add frame idling time, which eff ectively reduces the frame rate.. frame_idle_time (in clock counts) = (register value) * 32 frame period (in clock counts) = shutter_time (reg 0x06 and reg 0x07) + (3400 clocks) + frame_idle_time when this register is set to 0xf0, the typical frame rate is about 2250 fps @26mhz reset address: 0x3a reset register access: write reset value: 0x00 bit76543210 field rst7 rst6 rst5 rst4 rst3 rst2 rst1 rst0 data type: eight bit unsigned integer. usage: this register is used as chip reset by writing 0x5a into this register.
28 not_rev_id address: 0x3f inverted revision id register access: read reset value: 0xfe bit76543210 field rrid7 rrid6 rrid5 rrid4 rrid3 rrid2 rrid1 rrid0 data type: eight bit unsigned integer usage: this register contains the inverse of the revision id which is located at register 0x01. led_ctrl address: 0x40 led control register access: read/write reset value: 0x00 bit76543210 field rsvd rsvd rsvd rsvd lcof rsvd lsel1 lsel0 data type: eight bit unsigned integer usage: this register is used to control the led operating mode and current to optimize/minimize the power consumption. bit field name description 7:4 rsvd reserved 3lcof 0 : normal operation (default) 1 : led continuous off 2 rsvd reserved 1:0 lsel[1:0] 0x0: led current set to 20ma (default) 0x1: led current set to 15ma 0x2: led current set to 36ma 0x3: led current set to 30ma note: if led is operating in auto current switching mode (auto_led_control [0] at address 0x43 is cleared, led current setting (led_control [1:0]) will be ignored. only when auto current switching is disabled through setting auto_led_control [0], the led drive current is determined by led_control [1:0]
29 motion_ctrl address: 0x41 motion control register access: read/write reset value: 0x40 bit76543210 field mot_a mot_s rsvd rsvd rsvd rsvd rsvd rsvd data type: eight bit unsigned integer usage: this register is used to set the feature of motion interrupt output. if mot_s bit is clear, the motion pin is level-sensitive. with active low (mot_a bit is clear) level-sensitive confi guration, the motion pin will be driven low when there is motion detected indicating there is motion data in delta_x and delta_y registers. the mouse microcontroller can read motion_st register, delta_x register, and then delta_y register sequentially. after all the motion data has been read, delta_x and delta_y registers will be zero, the motion pin will be driven high by the sensor. if mot_s is set, the motion pin is edge sensitive. if mot_a is also set, it means active high or rising edge triggered. whenever there is motion detected by the sensor, a pulse (~230us) will be sent out through this pin. this pulse can be used to trigger or wake the controller up from its sleep mode to read motion data from the sensor. the controller can then read motion_st register, delta_x register, and then delta_y register sequentially. (refer to motion function for more information) bit field name description 7 mot_a motion active 0 : low (default) 1 : high 6 mot_s motion sensitivity 0 : level sensitive 1 : edge sensitive (default) 5:0 rsvd reserved burst_read_first address: 0x42 burst read starting address register access: read/write reset value: 0x03 bit76543210 field bm7 bm6 bm5 bm4 bm3 bm2 bm1 bm0 data type: eight bit unsigned integer usage: this register provides the starting register address the sensor will read during burst mode. for more information, refer to burst mode operation. note: to change the burst mode starting address from default (delta_x or 0x03) pull the ncs low, set the burst_read_first register with the burst mode starting address, read register 0x63 for burst reads, and terminate the burst reads by pulling ncs high. this must be repeated each time when performing burst reads with address other than default.
30 auto_led_ctrl address: 0x43 auto led control access: read/write reset value: 0x08 bit76543210 field rsvd rsvd rsvd rsvd led_hi [1] led_hi [0] led_lo a_led_dis data type: eight bit unsigned integer usage: this register enables auto led current switching. this is a smart led feature whereby the led current is self adjusting between the low and high current settings (bit 3:1) according to the brightness of the tracking surface if this feature is enabled (via clearing bit 0). the brighter the surface, the lower the led current will be. if a_led_dis (bit 0) is set, this means auto led mode is disabled, then the led current is determined by lsel[1:0] setting in led_ctrl register (0x40). bit field name description 7:4 rsvd reserved 3:2 led_hi [1:0] auto led high current 0x0: auto led high current is 15ma 0x1: auto led high current is 20ma 0x2: auto led high current is 30ma (default) 0x3: auto led high current is 36ma 1 led_lo auto led low current 0: auto led low current is 15ma (default) 1: auto led low current is 20ma 0 a_led_dis auto led disable 0: auto led enabled (default) 1: auto led disabled note: when auto led is enabled, the auto led current will be switched between low and high current setting determined by led_lo and led_hi [1:0]. if led_lo current setting is higher than the led_hi, the current will be based on the higher setting. for example if led_ lo is 20ma and led_hi is 15ma, the auto led current will be fi xed at 20ma.
for product information and a complete list of distributors, please go to our web site: www.avagotech.com avago, avago technologies, and the a logo are trademarks of avago technologies in the united states and other countries. data subject to change. copyright ? 2005-2011 avago technologies. all rights reserved. av02-1888en - october 19, 2011 rest_mode_config address: 0x45 rest mode confi guration register access: read/write reset value: 0x00 bit76543210 field rm1 rm0 rsvd rsvd rsvd rsvd rsvd rsvd data type: eight bit unsigned integer usage: this register is used to set the operating mode of the ADNS-5095. bit field name description 7:6 rm[1:0] sensor operating mode 0x00: normal (default) 0x01: rest 1 0x02: rest 2 0x03: rest 3 5:0 rsvd reserved read operation to rest_mode_config indicates which mode the sensor is in. write operation into this register will force the sensor into rest modes (rest 1, 2 or 3). write the value 0x40 into 0x45 register to force sensor into rest 1, 0x80 to rest 2 or 0xc0 to rest 3. to get out of any forced rest mode, write 0x00 into this register to set back to normal mode. note: write 0x00 to register 0x22 during start up sensor initialization to enable confi guration to this register. motion_burst address: 0x63 burst read register access: read reset value: 0x00 bit76543210 field mb7 mb6 mb5 mb4 mb3 mb2 mb1 mb0 data type: various. usage: this register is used to enable burst mode. burst is initiated by a read of this register, which will then return continuous data starting from the address stored in burst_read first register through register 0x09. if burst operation is not terminated at this point, the internal address counter stops incrementing and register 0x09 value will be returned repeatedly. burst operation is terminated when ncs is asserted high. for more information, refer to burst mode operation.

▲Up To Search▲

Price & Availability of ADNS-5095

	To Download ADNS-5095 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .