View PM6652TR_8084150.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

this is information on a product in full production. march 2012 doc id 16867 rev 5 1/53 53 pm6652 single-phase controller for intel ? mvp 6.5 render voltage regulator, cpu and vr11 cpu datasheet ? production data features 4.5 v to 36 v input voltage range 0.3 v to 1.5 v output voltage range imvp6.5 gpu/cpu and vr11 cpu mode selection very fast load transient response using constant-on-time loop control remote voltage sensing programmable droop function 7-bit dynamic voltage positioning (vid) programmable pwm frequency lossless current sense with inductor dcr accurate inductor current sense with r sense negative current limit boot diode embedded latched ovp, uvp and overtemperature pulse-skipping when suspend state is selected output voltage ripple compensation soft-start and soft-end power good available current monitor (imon) thermal throttling applications intel mobile graphic core imvp6.5 intel mobile cpu imvp6.5 intel atom ? vr11 based devices notebook, netbook and nettop computers handheld devices and pdas description the pm6652 is a single-phase, step-down smps controller with high precision 7-bit dac. it has been designed to supply the cpu and the graphics core (render engine) of the intel ? mobile platform, according to intel mvp6.5 specifications. the pm6652 can also be configured to supply the 7-bit family, vr11 compliant, atom ? processors. the controller, based on constant on-time (cot) architecture, allows real-time dynamic switching of the core operating voltages and frequencies, working in both performance and suspend render states. an embedded integrator control loop compensates the dc voltage error due to the output ripple. the high efficiency at light load, achieved with pulse-skipping working mode, and the extremely low shutdown and quiescent adsorbed current, make the pm6652 the ideal choice in battery powered devices. vfqfpn-32 5x5 mm table 1. device summary order codes package packaging pm6652 vfqfpn-32 5 x 5 mm (exposed pad) tr ay PM6652TR tape and reel www.st.com
contents pm6652 2/53 doc id 16867 rev 5 contents 1 typical application circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 pin settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.1 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 3 electrical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.1 maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.2 thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.3 recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 4 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 5 voltage identification (vid) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 6 typical operating characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 8 device description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8.1 constant on-time pwm control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 8.1.1 constant on-time pwm architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 8.1.2 output ripple compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 8.2 mode selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 8.3 pulse-skip working mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 8.4 differential remote sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 8.5 droop function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 8.6 voltage dynamic (vid) transitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 8.7 current sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 8.8 soft-start and soft-end . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 8.9 internal mos drivers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 8.10 monitoring and protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 8.10.1 power good . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
pm6652 contents doc id 16867 rev 5 3/53 8.10.2 current monitor (imon) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 8.10.3 thermal throttling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 8.10.4 overvoltage protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 8.10.5 undervoltage protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 8.10.6 overcurrent protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 8.10.7 svcc undervoltage protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 8.10.8 thermal protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 8.11 system accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 8.11.1 vcore accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 8.11.2 current reporting (imon) accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 9 application ideas . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 9.1 load transient response improvement with feedback capacitor . . . . . . . . 43 9.2 voltage regulation without droop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 10 layout guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 11 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 12 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
list of figures pm6652 4/53 doc id 16867 rev 5 list of figures figure 1. typical application circuit - imvp6.5 render core supply . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 2. typical application circuit - imvp6.5 lv/ulv cpu supply . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 3. typical application circuit ? vr11 atom cpu supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 4. pm6652 pinout (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 5. pin functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 6. vcore turn-on and pgood rising - no load. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 7. vcore turn-on - cpu imvp6.5 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 8. vcore working mode - dprslpvr asserted, no load. . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 9. vcore working mode (0.9 v) - dprslpvr asserted, no load. . . . . . . . . . . . . . . . . . . . . 19 figure 10. vcore working mode (0.4 v) - dprslpvr asserted, no load. . . . . . . . . . . . . . . . . . . . . 20 figure 11. vcore working mode - dprslpvr not asserted, no load. . . . . . . . . . . . . . . . . . . . . . . . 20 figure 12. vcore working mode - dprslpvr not asserted, 10 a load . . . . . . . . . . . . . . . . . . . . . . 20 figure 13. vcore working mode (0.9 v) - dprslpvr not asserted, no load. . . . . . . . . . . . . . . . . . 20 figure 14. vcore working mode (0.4 v) - dprslpvr not asserted, no load. . . . . . . . . . . . . . . . . . 20 figure 15. vid5 transition - entering and exiting suspend state (fast exit) . . . . . . . . . . . . . . . . . . . . . 20 figure 16. vid5 transition - entering and exiting suspend state (slow exit) . . . . . . . . . . . . . . . . . . . . . 21 figure 17. droop function - 5 a to 15 a transient response . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 18. vcore vid step variation - vr11 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 19. vcore soft-end - coreon pin de-assertion and pgood transition. . . . . . . . . . . . . . . . 21 figure 20. vcore overvoltage (+200 mv) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 21. vcore undervoltage (-300 mv) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 22. vcore efficiency (dprslpvr high and low) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 figure 23. vcore load regulation - droop function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 figure 24. simplified block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 25. pm6652 integrator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 figure 26. pm6652 droop function. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 figure 27. gfx supply - vid step, skip mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 figure 28. cpu imvp6.5 - vid step, skip mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 9 figure 29. precision resistor current sensing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 figure 30. inductor's dcr current sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 figure 31. l > c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 figure 32. l < c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 figure 33. thermal compensation network . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 figure 34. imvp6.5 gfx mode startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 figure 35. impv6.5 cpu mode startup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 figure 36. vdac soft-start voltage slew-rate vs. capacitor value . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 figure 37. average current limit - recovery . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 figure 38. average current limit detected . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 figure 39. current monitor with external components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 figure 40. voltage regulator thermal throttling. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 figure 41. valley current limit circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 figure 42. valley current limit detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 figure 43. c15 good and c34 ok . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 44. c15 big and c34 ok. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 45. c15 small and c34 ok . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 46. c15 good and c34 small . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 47. c15 good and c34 big . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 figure 48. c15 ok and c34 ok . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
pm6652 list of figures doc id 16867 rev 5 5/53 figure 49. no load line output reference schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 5 figure 50. load line disabled ? vccio supply example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 figure 51. vccio output voltage ripple (1 a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 figure 52. vccio output voltage ripple (16 a) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 figure 53. load transient response - 5 khz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 figure 54. load transient response - 40 khz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 figure 55. load transient response - 100 khz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 figure 56. load transient response - 300 khz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 figure 57. vfqfpn 5x5x1.0 mm 32l pitch 0.50 mechanical drawing . . . . . . . . . . . . . . . . . . . . . . . . 50
list of tables pm6652 6/53 doc id 16867 rev 5 list of tables table 1. device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 table 2. absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 3. thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 4. recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 5. electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 6. vid for intel mvp 6.5 gfx core and cpu operation mode. . . . . . . . . . . . . . . . . . . . . . . 16 table 7. voltage identification (vid) for intel vr11 operation mode . . . . . . . . . . . . . . . . . . . . . . . 18 table 8. pm6652 mode of operation selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 9. vfqfpn 5x5x1.0 mm 32l pitch 0.50 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 table 10. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
pm6652 typical application circuit doc id 16867 rev 5 7/53 1 typical application circuit figure 1. typical application circuit - imvp6.5 render core supply figure 2. typical application circuit - imvp6.5 lv/ulv cpu supply # 633?3.3 '&8 #/2 % 2 2 2 #/2%/. 2 2 6). 0'//$ 633?3.3 $023,062 # # 6)$ # # # 6)$ # 2 6## ?3.3 , 6 6)$ 6 6)$ 2 2 2 .4# 1 6)$ # # 2 6 2 6)$ 6)$ )-/. # 2 1 2 2 6). # # # 5 0- 6244 4( %2 - '3.3 63.3 #3.3 6/54 #/-0 36## 3'.$ 6$!# )- /. )- /.& " 334!24 ),)- /3# 072 '$ $023,062 0'.$ ,'!4% 06## #,+%. "//4 ('!4% 0(!3% #/2%/. 6)$ 6)$ 6)$ 6)$ 6)$ 6)$ 6)$ thermal !-v &25(21 9,1 '356/395 9,' 9,' 9,' 9,' 9577 5 & 9,' 9,' 9,' & 8 &25(21 9,' 9,' 9,' 9,' 9,' 9,' 9,' 5 5 9 9 &/.(1 9 7+ (5 0 17& / 4 & 5 30 9577 7+ (5 0 *616 9616 &616 9287 /*$7( 39&& &/.(1 %227 +*$7( 3+$6( 5 7+ (5 0 5 & & & 5 4 517& & 9287 &203 69&& 6*1' 9'$& ,021 ,021)% 667$57 ,/,0 26& 3:5*' '356/395 3*1' /*$7( wkhupdo 4 5 & &38 8/9/9 5 5 3*22' b 616 & & b 616 & 9 5 5 & 9 5 ,021 5 9,1 b 616 & 9 966b616 & 5 966 b & 9&& b 5 5 9&& b !-v
typical application circuit pm6652 8/53 doc id 16867 rev 5 figure 3. typical application circuit ? vr11 atom cpu supply &25(21 9,1 '356/395 9,' 9,' 9,' 9,' 9577 9 69&& & 9,' 9,' 9,' 7+ (5 0 & 8 9577 3+$6( &25(21 9,' 9,' 9,' 9,' 9,' 9,' 9,' 5 5 5 & / 4 & 5 7+ (5 0 30 9577 7+ (5 0 *616 9616 &616 9287 /*$7( 39&& &/.(1 %227 +*$7( 3+$6( 7+ (5 0 5 5 3*22' & & & 5 4 5 5 & 69&& &203 69&& 6*1' 9'$& ,0 21 ,021)% 667$57 ,/,0 26& 3:5*' '356/395 3*1' wkhupdo & $72095 &3 8 5 69&& 5 & 9 5 & 9 & 9,1 & 5 5 !-v
pm6652 pin settings doc id 16867 rev 5 9/53 2 pin settings 2.1 connections figure 4. pm6652 pinout (top view) 2.2 pin description !-v &/.(1 39&& /*$7( *6 16 69 && &203 &616 26& 9,' 9,' 9,' 9,' '356/395 9,' ,021 9616 3+$6( %227 ,/,0 +*$7( &25(21 ,021)% 9,' 3:5*' 9287 3*1' 9,' 6*1' 9'$& 66 7$57 9577 7+(50 (;3 26('3$' figure 5. pin functions pin n name description 1 vrtt# thermal throttling indicator, open drain output. 2 therm thermal throttling input. connect to the central tap of ntc-based divider for mos or inductor thermal monitoring. 3 gsns output voltage ground remote sensing. 4 vsns output voltage remote sensing. 5csns current sensing input for droop function and imon reporting. it represents the positive input of the differential current comparator. connect to the inductor, for dcr sensing, or to a dedicated resistor for precision current sensing. 6vout output voltage feedback. it also represents the negative input of the differential current comparator. 7 comp dc output voltage error compensation pin. 8 svcc +5 v analog and digital supply. 9 sgnd analog and digital ground.
pin settings pm6652 10/53 doc id 16867 rev 5 10 vdac internal dac reference output. bypass to gnd with a 10 nf capacitor. 11 imon current monitor output. bypass to remote ground through r-c network. 12 imonfb current monitor gain setting pin. connect to v out through a resistor in the range 0.47 k ? to 7 k ? . 13 sstart soft-start programming pin and mode of operation selection input. 14 ilim current limit input. connect ilim to gnd with a resistor to set the current limit threshold. 15 osc frequency selection pin. connect this pin to the input power supply rail through a resistor. 16 pwrgd power good signal (open drain output). high when vcc_gfx output voltage is within +200 mv/-300 mv of the programmed v dac value. 17 dprslpvr render suspend state enter and render suspend exit mode control input. pulse-skipping or forced pwm working mode selection for imvp6.5 cpu and vr11 mode. 18 pgnd power ground. 19 lgate low-side gate driver output. 20 pvcc +5 v supply for internal driver supply. 21 clken# clock enable open drain output (active low) and mode of operation selection pin. 22 boot bootstrap capacitor connection. input for the supply voltage of the high-side gate driver. 23 hgate high-side gate driver output. 24 phase switch node connection and return path for the high-side gate driver. 25 coreon switching regulator on/off control input. 26 vid0 vids bits of the controller voltage programming dac input. they allow programming of the no load output voltage, depending on the selected mode of operation. vid0 is the lsb and vid6 the msb. connect vidx to a voltage <0.33 v to program a ?0?; connect vidx to a voltage >0.77 v to program a ?1?. 27 vid1 28 vid2 29 vid3 30 vid4 31 vid5 32 vid6 33 ep exposed pad. connect to sgnd. figure 5. pin functions (continued) pin n name description
pm6652 electrical data doc id 16867 rev 5 11/53 3 electrical data 3.1 maximum rating (a) 3.2 thermal data a. free air operating conditions unless othe rwise specified. stresses beyond those listed under ?absolute maximum ratings? may cause permanent damage to the device. exposure to abs olute maximum rated conditions for extended periods may affect device reliability. table 2. absolute maximum ratings symbol parameter value unit v pvcc pvcc to pgnd -0.3 to 6 v v svcc svcc to sgnd -0.3 to 6 v sgnd to pgnd -0.3 to 0.3 v v boot boot to phase -0.3 to 6 v v hgate hgate to phase -0.3 to v boot +0.3 v v phase phase to pgnd -0.3 to 37 v v lgate lgate to pgnd -0.3 to v pvcc +0.3 v vrtt#, therm, gsns, vsns, csns, vout, comp, vdac, imon, imonfb, ilim, osc, pwrgd, dprslpvr, sstart, clken#, coreon, vidx, to sgnd -0.3 to v svcc +0.3 v maximum withstanding voltage range test condition: cdf-aec-q100-002- ?human body model? acceptance criteria: ?normal performance? all the pins 1250 v table 3. thermal data symbol parameter value unit r thja thermal resistance between junction and ambient 35 c/w t j junction operating temperature range -40 to 125 c t a operating ambient temperature range -40 to 85 t stg storage temperature range -50 to 150
electrical data pm6652 12/53 doc id 16867 rev 5 3.3 recommended operating conditions table 4. recommended operating conditions symbol parameter value unit min. typ. max. v in input voltage range 4.5 - 36 v v pvcc pvcc voltage range 4.5 - 5.5 v
pm6652 electrical characteristics doc id 16867 rev 5 13/53 4 electrical characteristics t j = 25 c, v in = +12 v, pvcc = +5 v if not otherwise specified. table 5. electrical characteristics symbol parameter test condition min. typ. max. unit supply section i svcc,quiescent ic supply current coreon=5 v, dprslpvr=5 v, fb forced above the regulation point 850 a i svcc,shdn operating current in shutdown coreon=sgnd, t a =25 c 1 a v svcc uvlo svcc undervoltage lockout upper threshold rising edge, controller disabled below this level 4.3 4.5 v svcc undervoltage lockout lower threshold falling edge, controller enabled above this level 3.8 3.9 uvlo hysteresis 400 mv on-time t on on-time duration v core =1.5 v osc=250 mv 820 920 1020 ns osc=500 mv 410 470 530 osc=1 v 210 248 280 off-time t offmin minimum off-time 250 400 ns integrator v comp overvoltage clamp v ovclamp =v comp -v csns 80 mv undervoltage clamp v uvclamp =v comp -v csns -140 mv integrator offset -2.5 2.5 mv voltages and dac v dac internal dac reference voltage accuracy dac codes from 0.8125 v to 1.5000 v -0.7% 0.7% mv dac codes from 0.3000 v to 0.8000 v -10 10 v dac slew-rate v dac output voltage slew rate after vids variation. gfx mode selected, and dprslpvr asserted, positive v dac dv/dt only, or vr11 mode selected. 10 12.5 mv/s gfx mode selected, and dprslpvr de-assert, or cpu mode selected. 56.25 mv/s i leakvcc_gfxc v core voltage sense leakage current 1a vboot boot-up voltage cpu or vr11 mode selected 1.100 v
electrical characteristics pm6652 14/53 doc id 16867 rev 5 current sensing i csns input leakage current 1 a current limit comparator offset v offs =v pgnd -v phase -4 4 mv i lim ilim bias current 4.5 5 5.5 a zero-crossing comparator offset -3.5 3.5 mv high-side and low-side gate drivers hgate driver on- resistance hgate high state (pull-up) 2.0 3 ? hgate low state (pull-down) 1.6 2.7 ? lgate driver on- resistance lgate high state (pull-up) 1 1.7 ? lgate low state (pull-down) 0.6 1 ? uvp/ovp protections, pwrgd and clken# signals ovp fixed fixed overvoltage threshold 1.55 v ovp latched overvoltage threshold referred to v dac value 200 mv uvp latched undervoltage threshold referred to v dac value -300 mv pwrgd upper threshold referred to v dac value 200 mv lower threshold -300 i pwrgd pwrgd leakage current pwrgd forced to 3.3 v 1 a v pwrgd output low voltage isink=4 ma 250 350 mv clken# output low voltage isink=4 ma 250 350 mv clken# leakage current clken# forced to 3.3 v; sstart=5 v 1 a current monitor section imon current monitor output v csns ? v out = 60 mv; rimonfb=1.8 k ? , r imon =10 k ? 970 1000 1030 mv v csns ? v out = 30 mv; rimonfb=1.8 k ? , r imon =10 k ? 474 500 526 v csns ? v out = 15 mv; rimonfb=1.8 k ? , r imon =10 k ? 226 250 274 current monitor clamp, referred to gsns 8 k ? pm6652 electrical characteristics doc id 16867 rev 5 15/53 soft-start section default soft-start slew rate sstart pin connected to avcc 5 6.25 mv/s soft-end section vcc_gfx discharge resistance 7 ? thermal throttling management therm thermal detection trip threshold measured with respect to sgnd 1.0 v threshold hysteresis 200 mv vrtt# output on-resistance therm tied to sgnd 7 ? i vrtt# vrtt# leakage current vrtt# forced to 3.3 v; therm=5 v 1 a power management coreon sw regulator enable turn-on level 0.800 v sw regulator enable turn-off level 0.346 v dprslpvr render suspend pin thresholds render suspend (low) 0.346 v render performance (high) 0.731 vid ih vid high threshold 0.731 v vid il vid low threshold 0.346 v i vid vid pull-up current 1 a thermal shutdown t shdn shutdown temperature (1) 150 c 1. guaranteed by design. not production tested. table 5. electrical characteristics (continued) symbol parameter test condition min. typ. max. unit
voltage identification (vid) pm6652 16/53 doc id 16867 rev 5 5 voltage identification (vid) table 6. vid for intel mvp 6.5 gfx core and cpu operation mode vid6 vid5 vid4 vid3 vid2 vid1 vid0 vcore vid6 vid5 vid4 vid3 vid2 vid1 vid0 vcore 00000001.500010000000.7000 00000011.487510000010.6875 00000101.475010000100.6750 00000111.462510000110.6625 00001001.450010001000.6500 00001011.437510001010.6375 00001101.425010001100.6250 00001111.412510001110.6125 00010001.400010010000.6000 00010011.387510010010.5875 00010101.375010010100.5750 00010111.362510010110.5625 00011001.350010011000.5500 00011011.337510011010.5375 00011101.325010011100.5250 00011111.312510011110.5125 00100001.300010100000.5000 00100011.287510100010.4875 00100101.275010100100.4750 00100111.262510100110.4625 00101001.250010101000.4500 00101011.237510101010.4375 00101101.225010101100.4250 00101111.212510101110.4125 00110001.200010110000.4000 00110011.187510110010.3875 00110101.175010110100.3750 00110111.162510110110.3625 00111001.150010111000.3500 00111011.137510111010.3375 00111101.125010111100.3250 00111111.112510111110.3125
pm6652 voltage identification (vid) doc id 16867 rev 5 17/53 01000001.100011000000.3000 01000011.087511000010.2875 01000101.075011000100.2750 01000111.062511000110.2625 01001001.050011001000.2500 01001011.037511001010.2375 01001101.025011001100.2250 01001111.012511001110.2125 01010001.000011010000.2000 01010010.987511010010.1875 01010100.975011010100.1750 01010110.962511010110.1625 01011000.950011011000.1500 01011010.937511011010.1375 01011100.925011011100.1250 01011110.912511011110.1125 01100000.900011100000.1000 01100010.887511100010.0875 01100100.875011100100.0750 01100110.862511100110.0625 01101000.850011101000.0500 01101010.837511101010.0375 01101100.825011101100.0250 01101110.812511101110.0125 01110000.800011110000.0000 01110010.787511110010.0000 01110100.775011110100.0000 01110110.762511110110.0000 01111000.750011111000.0000 01111010.737511111010.0000 01111100.725011111100.0000 01111110.71251111111 off table 6. vid for intel mvp 6.5 gfx core and cpu operation mode (continued) vid6 vid5 vid4 vid3 vid2 vid1 vid0 vcore vid6 vid5 vid4 vid3 vid2 vid1 vid0 vcore
voltage identification (vid) pm6652 18/53 doc id 16867 rev 5 table 7. voltage identification (vid) for intel vr11 operation mode vid6 vid5 vid4 vid3 vid2 vid1 vid0 vcore vid6 vid5 vid4 vid3 vid2 vid1 vid0 vcore 00000001.500010000000.8125 00000011.500010000010.8000 00000101.500010000100.7875 00000111.500010000110.7750 00001001.500010001000.7625 00001011.500010001010.7500 00001101.500010001100.7375 00001111.500010001110.7250 00010001.500010010000.7125 00010011.500010010010.7000 00010101.487510010100.6875 00010111.475010010110.6750 00011001.462510011000.6625 00011011.450010011010.6500 00011101.437510011100.6375 00011111.425010011110.6250 00100001.412510100000.6125 00100011.400010100010.6000 00100101.387510100100.5875 00100111.375010100110.5750 00101001.362510101000.5625 00101011.350010101010.5500 00101101.337510101100.5375 00101111.325010101110.5250 00110001.312510110000.5125 00110011.300010110010.5000 00110101.287510110100.4875 00110111.275010110110.4750 00111001.262510111000.4625 00111011.250010111010.4500 00111101.237510111100.4375 00111111.225010111110.4250 01000001.212511000000.4125 01000011.200011000010.4000
pm6652 voltage identification (vid) doc id 16867 rev 5 19/53 01000101.187511000100.3875 01000111.175011000110.3750 01001001.162511001000.3625 01001011.150011001010.3500 01001101.137511001100.3375 01001111.125011001110.3250 01010001.112511010000.3125 01010011.100011010010.3000 01010101.087511010100.2875 01010111.075011010110.2750 01011001.062511011000.2625 01011011.050011011010.2500 01011101.037511011100.2375 01011111.025011011110.2250 01100001.012511100000.2125 01100011.000011100010.2000 01100100.987511100100.1875 01100110.975011100110.1750 01101000.962511101000.1625 01101010.950011101010.1500 01101100.937511101100.1375 01101110.925011101110.1250 01110000.912511110000.1125 01110010.900011110010.1000 01110100.887511110100.0875 01110110.875011110110.0750 01111000.862511111000.0625 01111010.850011111010.0500 01111100.837511111100.0375 01111110.82501111111 off table 7. voltage identification (vid) for intel vr11 operation mode (continued) vid6 vid5 vid4 vid3 vid2 vid1 vid0 vcore vid6 vid5 vid4 vid3 vid2 vid1 vid0 vcore
typical operating characteristics pm6652 20/53 doc id 16867 rev 5 6 typical operating characteristics measurement setup: v in = 10 v, f sw = 320 khz, v core = 1.2375 v, dprslpvr = 0 v if not otherwise specified. figure 6. v core turn-on and pgood rising - no load figure 7. v core turn-on - cpu imvp6.5 mode figure 8. v core working mode - dprslpvr asserted, no load figure 9. v core working mode (0.9 v) - dprslpvr asserted, no load
pm6652 typical operating characteristics doc id 16867 rev 5 21/53 figure 10. v core working mode (0.4 v) - dprslpvr asserted, no load figure 11. v core working mode - dprslpvr not asserted, no load figure 12. v core working mode - dprslpvr not asserted, 10 a load figure 13. v core working mode (0.9 v) - dprslpvr not asserted, no load figure 14. v core working mode (0.4 v) - dprslpvr not asserted, no load figure 15. vid5 transition - entering and exiting suspend state (fast exit)
typical operating characteristics pm6652 22/53 doc id 16867 rev 5 figure 16. vid5 transition - entering and exiting suspend state (slow exit) figure 17. droop function - 5 a to 15 a transient response figure 18. v core vid step variation - vr11 mode figure 19. v core soft-end - coreon pin de- assertion and pgood transition figure 20. v core overvoltage (+200 mv) figure 21. v core undervoltage (-300 mv)
pm6652 typical operating characteristics doc id 16867 rev 5 23/53 figure 22. v core efficiency (dprslpvr high and low) figure 23. v core load regulation - droop function 0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 0.001 0.01 0.1 1 10 100 efficiency c u rrent [a] 1.2 3 75v efficiency - vin=10v, f s w= 3 20khz pwm pul s e s kip am02419v1 !-v ,oad2egulation6 #urrent;!= 6##?'&8;6= 6##?'&8 m/hm$2//0
block diagram pm6652 24/53 doc id 16867 rev 5 7 block diagram figure 24. simplified block diagram (3 (3 dr iver dr iver ,evel ,evel shifter shifter ,3 ,3 dr iver dr iver 06## 06 ## #urrent #urrent ,i mit ,i mit :##omp :##omp reference reference 6 6 $023,062 $023,062 36## 36## 0(!3% 0(!3% 0'.$ 0'.$ ,'!4% ,'!4% ('!4% ('!4% "//4 "//4 #3.3 #3.3 4o f f 4o f f min min 4o n 4o n /3# /3# 6/54 6/54 ),)- ),)- 6$!# 6$!# 63.3 63.3 '3.3 '3.3 '.$ '.$ #/-0 #/-0 8 6)$; 6)$; = = 06## 06## )-/.&" )-/.&" )-/. )-/. #3.3 gm gm $!#converter 07- 07- #omp #omp 6)$s 6)$s control control 0'.$ 0(!3% #urrent !mplifier #lamper #,+%. #,+%. 334!24 334!24 #/2%/. #/2%/. #/.42/, ,/')# 072'$ 072'$ 4(%2- 4(%2- 6244 6244 0(!3% 0'.$ /60560 4(%2-!, !nti#ross !nti#ross #onduction #onduction (3 (3 dr iver dr iver ,evel ,evel shifter shifter ,3 ,3 dr iver dr iver 06## 06 ## #urrent #urrent ,i mit ,i mit :##omp :##omp reference reference 6 6 $023,062 $023,062 36## 36## 0(!3% 0(!3% 0'.$ 0'.$ ,'!4% ,'!4% ('!4% ('!4% "//4 "//4 #3.3 #3.3 4o f f 4o f f min min 4o n 4o n /3# /3# 6/54 6/54 ),)- ),)- 6$!# 6$!# 63.3 63.3 '3.3 '3.3 '.$ '.$ #/-0 #/-0 8 6)$; 6)$; = = 06## 06## )-/.&" )-/.&" )-/. )-/. #3.3 gm gm $!#converter 07- 07- #omp #omp 6)$s 6)$s control control 0'.$ 0(!3% #urrent !mplifier #lamper #,+%. #,+%. 334!24 334!24 #/2%/. #/2%/. #/.42/, ,/')# 072'$ 072'$ 4(%2- 4(%2- 6244 6244 0(!3% 0'.$ /60560 4(%2-!, !nti#ross !nti#ross #onduction #onduction ".w
pm6652 device description doc id 16867 rev 5 25/53 8 device description the pm6652 is a single-phase, step-down controller which can be easily configured to regulate power to impv6.5 and vr11 devices, as listed below: the graphics (render) core of the intel ? mobile arrandale processor used on the calpella platform the low voltage and ultra low voltage mobile cpu, used on the calpella platform the vr11 compliant cpu, like intel ? atom 200/300 and pineview-d cpu. the supply mode and platform compliance are selected by acting on two multi-function pins (refer to section 8.2: mode selection for details), before the device turn-on. the pm6652 is based on constant on-time control architecture. this type of control offers a very fast load transient response with a minimum external component count. a typical application circuit is shown in figure 1 . the controller includes a 7-bit digital-to-analog converter (dac) that provides a reference voltage according to the vid pin settings (see ta b l e 6 and ta b l e 7 ). the pm6652 also allows the adjusting of an active load line (or droop) control, proportional to the inductor dcr or dedicated precision resistor, according to imvp6.5 specifications. the switching frequency can be programmed in the range 200 khz up to 600 khz with an external resistor connected to the input voltage (see section 8.1: constant on-time pwm control for details). in order to maximize the efficiency at very light load, a pulse-skipping control algorithm is performed. the pm6652 is also fully compliant with the fast and slow render suspend state exit mode, as required by imvp 6.5 spec. for render core supply (see section 8.6: voltage dynamic (vid) transitions for details). the device provides protection for overvoltage, undervoltage, overcurrent and overtemperature as well as power good (pwrgd), current monitor (imon) and thermal throttling (vrtt#) signals for monitoring purposes. the clock enable output signal (clken#), for appropriate platform power-up, is available in cpu supply mode only. 8.1 constant on-time pwm control the pm6652 controller uses a pseudo-fixed frequency, constant on-time (cot) controller as the core of the switching section. the cot controller uses a relatively simple algorithm , exploiting the ripple voltage due to inductor resistance dcr (or due to a sense resistor r sns ) to trigger the fixed on-time one-shot generator. nearly constant switching frequency is achieved by the system loop in steady-state operating conditions , therefore avoiding the need for a clock generator. a slight switching frequency variation towards the load is the consequence of the switching regulator power losses, which implies the off-time duration decrease. the on-time one-shot duration is directly proportional to the output voltage, sensed at the vout pin, and inversely proportional to the input voltage, sensed at the vosc pin, as follows:
device description pm6652 26/53 doc id 16867 rev 5 equation 1 where k osc is a constant value (140 ns typ.) and is the internal propagation delay (40 ns typ.). this leads to a nearly constant switching frequency, regardless of input and output voltages. when the output voltage goes lower than the internal programmed voltage (see section 8.5: droop function for details), the on-time one-shot generator directly drives the high-side mosfet for a fixed on-time, allowing the inductor current to increase; after the on-time, an off-time phase, in which the low-side mosfet is turned on, follows. if the dprslpvr control pin is set low, the low-side mosfet is turned off only when the output voltage becomes lower than the programmed value again, and a new cycle begins. in this working mode the switching frequency is almost load independent, as shown below. refer to section 8.4: differential remote sensing section for details about the light load, high- efficiency algorithm. the duty cycle of the buck converter, in steady-state conditions, is given by: equation 2 the switching frequency is therefore calculated as: equation 3 where: equation 4 can be set by varying the external resistor r osc , placed between the vin and vosc pin. r int is the integrated switching frequency programming resistor (typ. 17 k ? ). the resulting switching frequency is theoretically independent from battery and output voltage; actually the conduction losses due to mosfet on-resistance, inductor dcr and pcb traces can slightly influence the programmed value. + = osc out osc on v v k t in out v v d = osc osc osc out osc in out on sw k 1 v v k v v t d f ? ? + = = osc int int in osc osc r r r v v + = =
pm6652 device description doc id 16867 rev 5 27/53 8.1.1 constant on-time pwm architecture figure 24 shows the simplified block diagram of a constant on-time controller. a minimum off-time constraint (250 ns typ.) is introduced to allow inductor valley current sensing on the synchronous switch. a minimum on-time (70 ns) is also introduced to assure the startup switching sequence. the pm6652 has a one-shot generator that turns on the high-side mosfet when the following conditions are satisfied simultaneously: the pwm comparator is high the synchronous rectifier current is below the current limit threshold the minimum off-time has timed out. once the on-time has timed out, the high-side switch is turned off, while the synchronous switch is turned on, according to the anti-cross conduction circuitry management. when the negative input voltage at the pwm comparator reaches the valley limit (determined by the output voltage), the low-side mosfet is turned off according to the anti- cross conduction logic once again, and a new cycle begins. 8.1.2 output ripple compensation in a classic constant on-time control, the system regulates the valley value of the output voltage and not the average value. in this condition, the half of the output voltage ripple is the equivalent dc static error. to compensate this error, an integrator network has been introduced in the control loop, by connecting the csns pin to the comp pin through a capacitor c int as shown in figure 25 . the ripple is generated by the output capacitor esr and by the voltage drop on the sense resistor r sense (inductor?s dcr or dedicated sense resistor). assuming that r out is the cumulative output capacitors? esr, c out is the cumulative output capacitance and g m is an internal parameter (gm = 50 s typ.), the loop stability requires that the c int value is: equation 5 the integrator amplifier generates a current, proportional to the dc input error, which sets the output voltage in order to compensate the total static error. in this way the dc output voltage value is independent of the output ripple, ensuring a very good line and load regulation. in addition, c int provides an ac path for the r sense voltage ripple. in steady-state condition, the voltage at comp pin is the sum of the output voltage and the output ripple. out out m int r c g c ? ?
device description pm6652 28/53 doc id 16867 rev 5 figure 25. pm6652 integrator 8.2 mode selection the pm6652 has two multifunction pins which allow the selection of the supply mode of operation. there are three different modes, as shown in ta bl e 8 . !-v #3.3 #3.3 6/54 6/54 6$!# 6$!# 63 .3 63 .3 '3.3 '3.3 '.$ '.$ #/-0 #/-0 6)$; 6)$; = = gm gm $!#converter 07- 07- #omparator #omparator # # ).4 ).4 0- #3.3 #3.3 6/54 6/54 6$!# 6$!# 63 .3 63 .3 '3.3 '3.3 '.$ '.$ #/-0 #/-0 6)$; 6)$; = = gm gm $!#converter 07- 07- #omparator #omparator # # ).4 ).4 0- table 8. pm6652 mode of operation selection feature mode of operation gfx render imvp6.5 cpu core imvp6.5 cpu core vr11 vdac table ta b l e 6 ta b l e 6 ta b l e 7 o n p a g e 1 8 vout minimum voltage slew-rate 5 mv/s, dprslpvr=low 5 mv/s 10 mvs 10 mv/s, when dprslpvr=high (render suspend fast exit mode) vboot voltage not required. see section 8.8: soft- start and soft-end for details. 1.1 v 1.1 v clken# not used. connect to 5 v. output required not used. connect to sgnd. soft-start slew- rate programmable by ext. cap. fixed, 5 mv/s minimum programmable by ext. cap.
pm6652 device description doc id 16867 rev 5 29/53 8.3 pulse-skip working mode the pm6652 can obtain very high efficiency at light load if the low-side mosfet is turned off when the inductor current becomes equal to zero. this feature is performed by the zero- crossing comparator (see the internal block diagram, figure 24 ). in cpu and vr11 mode this feature is activated by asserting the dprslpvr pin. in gfx render mode the dprslpvr assertion implies also that the v dac minimum slew-rate is 10 mv/s, for increasing the programmed output voltage, as required by impv6.5 specifications for render suspend fast exit mode (refer to section 8.6: voltage dynamic (vid) transitions for details). 8.4 differential remote sensing the pm6652 performs a differential remote sensing, between the vsns and gsns pins. the error between the sensed output voltage and the programmed one (vsns - vdac) and between the remote ground and local one (gsns - gnd) are the other two inputs of the integrator, as shown in figure 25 . the differential remote sense must be directly connected to the mobile processor differential feedback pins; only two catch resistors (100 ? ) are allowed to avoid any vr output voltage runaway, due to a lack of negative feedback when the processor is not mounted. 8.5 droop function in order to reduce the output capacitance amount, the pm6652 performs a load dependent behavior. the voltage sensed between pins csns and v out is proportional to the load current: equation 6 given the network shown in figure 25 , the resulting regulated output voltage is: equation 7 from the previous equation the equivalent droop resistance performed by the switching regulator is: equation 8 the sense resistor can be a dedicated precisi on resistor or the inductor's dcr as explained in section 8.7: current sensing . load sns out sns i r v c ? = ? load sns 1 2 dac ss _ gnd ss _ core i r r r 1 v v v ? ? ? ? ? ? ? ? ? ? + ? = ? sns d sns 1 2 droop r g r r r 1 r ? = ? ? ? ? ? ? ? ? ? + =
device description pm6652 30/53 doc id 16867 rev 5 figure 26. pm6652 droop function 8.6 voltage dynamic (vid) transitions the integrated 7-bit digital-to-analog converter (dac) can change its output voltage, with a 12.5 mv step, following ta b l e 6 and ta b l e 7 . after a vid change, the converter starts an internal bit rolling in order to ramp up (or ramp down) the v dac output with a minimum voltage slew-rate, as declared in ta bl e 8 . during this time and for a blanking time (typ. 30 s) after the transition, the undervoltage and the variable overvoltage protections are disabled. given the previously described control loop, the switching regulator output always tracks the v dac reference, with the same voltage slew-rate. in gfx render imvp6.5 mode, if the dprslpvr control signal is asserted (dprslpvr = svcc) the render suspend state is entered, enabling the pulse-skipping control mode. this high efficiency algorithm allows the low-side mosfet to turn off when the inductor's current is zero; therefore the switching frequency becomes fully load-dependent, ensuring a very # # ) ) . . 4 4 # # / / 5 5 4 4 , , $ $ # # 3 3 . . 3 3 6 6 r r 0 0 7 7 - - # # o o m m p p a a r r a a t t o o r r 6 6 / / 5 5 4 4 g g m m 6 6 $ $ ! ! # # 6 6 3 3 . . 3 3 $!#converter 6 6 ) ) $ $ s s i i g g n n a a l l s s ' ' 3 3 . . 3 3 ' ' . . $ $ # # / / - - 0 0 2 2 3 3 . . 3 3 # # ! ! 4 4 # # ( ( 2 2 % % 3 3 ) ) 3 3 4 4 / / 2 2 3 3 2 2 2 2 2 2 2 2 6 ) #urrentsenseforthedroop co mpensation 3ettingofthe droopfunction 0- )-60 0rocesso r !-v figure 27. gfx supply - vid step, skip mode figure 28. cpu imvp6.5 - vid step, skip mode !-v !-v
pm6652 device description doc id 16867 rev 5 31/53 high efficiency at light load. figure 8 and figure 11 show the inductor current waveform when the dprslpvr pin is asserted high or low. when the dprslpvr control pin is still asserted high and the v dac ramp-up transition is requested, the render suspend fast exit is performed, by increasing the v dac output with a minimum voltage slew-rate of 10 mv//s ( figure 26 ). if the dprslpvr signal is de-asserted before any vids change, the v dac ramp-up transition is performed with a minimum voltage slew-rate of 5 mv/s (render suspend slow exit). in cpu imvp6.5 and vr11 mode the minimum voltage slew-rate is fixed, as reported in ta b l e 8 , and the dprslpvr control signal, when asserted high, directly activates the pulse-skipping algorithm for higher light load efficiency. 8.7 current sensing as reported in equation 9 the voltage sensed between the csns and vout pins must be proportional to the output current. two main techniques can be used: the precision rsns resistor and the inductor's dcr current sensing ( figure 29 and figure 30 ). the first method is more precise and more expensive, since a dedicated precision component must be selected; on the other hand, the inductor's current sensing technique is cheaper but it's based on the parasitic inductor resistance whose accuracy is hardly lower than 10%. an r s - c s filter matched with the inductor's time constant is also required. if the inductor's dcr value is greater than the required droop an additional r b resistor is necessary. in this case, the sensed current as suggested by equation 9 becomes: equation 9 figure 29. precision resistor current sensing figure 30. inductor's dcr current sensing !-v 6#/2% 6#/2% 2 2 3.3 3.3 , , 6). #3.3 #3.3 6/54 6/54 6#/2% 6#/2% 2 2 3.3 3.3 , , 6). #3.3 #3.3 6/54 6/54 !-v 6#/2% 6#/2% , , 6). 2 2 ! ! # # ! ! #3.3 #3.3 6/54 6/54 2 2 " " 6#/2% 6#/2% , , 6). 2 2 ! ! # # ! ! #3.3 #3.3 6/54 6/54 2 2 " " a b a a a dcr load dcr a b b out sns c r // r s 1 r sl 1 i r r r r v c ? = ? + + ? ? ? + = ?
device description pm6652 32/53 doc id 16867 rev 5 the previous equation also shows the frequency dependence of the dcr current sensing technique. during load variation the sensed dcr can also increase, if the time constant matching is not adequate; in order to avoid this situation the following equation must be verified: equation 10 figure 31 shows the v core load transient response when equation 10 is not verified whereas in figure 32 the load transient response shows a better time constant matching. if a thermal compensation is required in order to compensate for the inductor's dcr variation, due to a temperature increase, rb is replaced by a complete network, based on an ntc (negative temperature coefficient) thermistor (rn). figure 33 shows an example of an ntc-based thermal compensation network (rs, rp and rn). the resulting rb1 equivalent resistance and ntc network attenuation are: equation 11 and the time constant due to the ca capacitor may be computed as follows: equation 12 in the pm6652 the csns and vout inputs are high-impedance pins so a very small leakage current can be measured, in the range of 50 na to 100 na. this leakage current, sourced by csns, is multiplied by the equivalent resistance measured across the ca l dcr a r l = figure 31. l > c figure 32. l < c () a 1 b 1 b ntc n p s 1 b r r r g t r // r r ) t ( r + = + = () 1 b a a a r // r c ? =
pm6652 device description doc id 16867 rev 5 33/53 capacitor, i.e. ra//rb1, and the resulting voltage drop is found on the v core output voltage, in agreement with equation 7 . equation 13 the result is an output voltage drop also at no load. in order to avoid this no load voltage drop condition, the current sensing filter equivalent resistance, i.e. ra//rb1, should fall in the range of 1 k ? -10 k ? . figure 33. thermal compensation network 8.8 soft-start and soft-end the dac voltage slew-rate at startup can be decreased, in order to limit the inrush current, in gfx and vr11 supply mode. a soft-start capacitor c ss placed between the sstart pin and sgnd is charged and discharged with 50 a (only at startup). the resulting soft-start capacitor voltage variation is exploited by the internal dac to ramp up to the vids programmed value (in gfx mode) or to the vboot default voltage (in vr11 mode), with 12.5 mv steps. figure 36 shows the soft-start v dac voltage slew-rate vs. css capacitance. if the sstart pin is connected to svcc, the v dac ramp-up (and v out output voltage too) is performed with a minimum 5 mv/s voltage slew-rate. this function is performed in cpu imvp6.5 mode only. figure 34 and figure 35 show the different soft-start mechanism for gfx mode and cpu mode, assuming the following typical values for timing: ton = 350 s tstart depends on the soft-start programmed slew-rate and voltage; for cpu mode, the soft-start slew-rate is 6.25 mv/s (typ.) and vboot = 1.1 v, so tstart = 176 s typ tboot = 70 s tpg = 4 ms. 1 b a lkg lkg r // r i v ? = r b 1 c a r a l r s rn rp c s n s vout am024 3 0v1
device description pm6652 34/53 doc id 16867 rev 5 in cpu and vr11 mode the soft-start programmed voltage is vboot; the output voltage is driven to the vids programmed voltage value only after tboot delay. when the vr11 mode is selected the clken# signal is not used as the output but only as the input pin. refer to section 8.2 section for details. figure 6 and figure 7 show the different turn-on behavior for gfx mode and cpu/vr11 mode. when the coreon control pin is pulled down or the shut-down vids sequence is selected, vid[0,...,6]=[1111111], the turn-off sequence is performed. in order to avoid the output voltage going under ground, the output capacitor is discharged through a dedicated 7 ? (typ.) internal discharge mosfet, connected between the vout and sgnd pins. when v out voltage is lower than 100 mv the low-side external mosfet is turned on. see figure 18 and figure 19 for the soft-end waveform details. figure 36. vdac soft-start voltage slew-rate vs. capacitor value figure 34. imvp6.5 gfx mode startup figure 35. impv6.5 cpu mode startup !-v #/2%/. 6/54 0'//$ 4on 4pg 6)$s 4start #/2%/. 6/54 0'//$ 4on 4pg 6)$s 4start !-v #/2%/. 6/54 #,+%. 0'//$ 4on 4start 4boot 4pg 6)$s 6 #/2%/. 6/54 #,+%. 0'//$ 4on 4start 4boot 4pg 6)$s 6 !-v 3oft startslew rate 3oft startcapacitor;p&= 3lew rate;m6us=
pm6652 device description doc id 16867 rev 5 35/53 8.9 internal mos drivers the integrated high-current gate drivers allow different power mosfets to be used. the high-side driver, which is supplied by the +5 v rail, uses a bootstrap circuit with integrated boot diode. only one external ceramic capacitor (100 nf or bigger) is required. the boot and phase pins work respectively as supply and return path for the high-side driver, while the low-side driver is directly fed through the pvcc and pgnd pins. an important feature of the pm6652 gate drivers is the adaptive anti-cross-conduction circuitry, which prevents high-side and low-side mosfets from being turned on at the same time. when the high-side mosfet is turned off, the voltage at the phase node begins to fall. the low-side mosfet is turned on only when the voltage at the phase node reaches an internal threshold in the range of 2.5 v to 1 v. similarly, when the low-side mosfet is turned off, the high-side one remains off until the lgate pin voltage is above 0.8 v (typical value). 8.10 monitoring and protection 8.10.1 power good the power good signal is an open drain output which requires an external pull-up resistor. when v out is lower than 300 mv or higher than 200 mv with respect to v dac , or when the coreon pin is de-asserted, the pwrgd pin is immediately forced low. at startup, the pwrgd pin is allowed to rise only 4 ms after the v dac programmed value is reached, as shown in figure 6 , figure 34 and figure 35 . 8.10.2 current monitor (imon) the voltage sensed between the csns and vout pins is mirrored across the rg external resistor (between imonfb and vout pins) and the resulting current is multiplied by the current monitor block gain. the typical gain value is: equation 14 the current monitor gain can be adjusted by choosing r imon , as shown in figure 39 , in order to program the required v imon at maximum load. the total imon gain becomes: equation 15 g imon,int =3 is a fixed internal parameter. the minimum suggested value for rg is equal to 400 ? with maximum allowable imonfb current lower than about i max = 40 a (typ.). a good range for rg choice is [0.68 k ? ; 7 k ? ] with a maximum csns-vout voltage up to 60 mv. 3 g int , imon = g imon int , imon imon r r g vout csns v ? = ?
device description pm6652 36/53 doc id 16867 rev 5 if the current sourced by the imonfb pin is greater than i max for more than 4 ms (typ.) the average current limit fault is detected and the ic latches off: the mos drivers are put in high impedance and the internal discharge mosfet is turned on (see figure 37 ). a coreon or svcc toggle is required in order to restart the device. every time the imonfb pin current becomes lower than i max , the internal timer is reset (see figure 38 ); as a consequence the inductor current which can cause the average current limit fault is given by: equation 16 in order to set the right average current limit threshold, the pm6652 internal parameters and also external component accuracy must be considered. a complete equation for the average current limit threshold worst case variation is: equation 17 assuming r g /r g , the accuracy of r g , imax <10%, the internal current reference error, v imon,off <1 mv the imon maximum offset, g sns the ntc thermal compensation network attenuation (see equation 11 ), r sns /r sns the inductor dcr or precision resistor accuracy and g sns /g sns the thermal compensation network gain error, due to ntc and others resistors accuracy (see equation 25 ). if the thermal compensation network is not used and/or the current sensing filter resistor value is higher than the suggested one (as explained it section 8.7: current sensing ) the previous equation must be modified in order to take into account the dcr thermal drift and current sensing additional offset. dcr g max l avcl , out avcl r r i i i i ? ? ? = figure 37. average current limit - recovery figure 38. average current limit detected () ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? ? ? + + ? ? ? ? ? ? ? ? = sns sns sns sns avcl sns sns off , imon imax g g avcl wc , avcl g g r r i r g v r r i i
pm6652 device description doc id 16867 rev 5 37/53 equation 18 given v lkg the voltage drop across the current sensing filter resistor, due to the csns pin leakage current (see equation 13 ) and r th /r sns the current sensing element variation due to temperature increase. if the current monitoring function is not required, imonfb should be connected to svcc and imon can be left floating. c filt ( figure 39 ) can be required by the cpu/gpu in order to filter the current monitor ripple due to inductor current ripple. equation 19 a typical value for c filt is 47 nf or bigger (imvp6.5 specifications suggest c filt *r imon >=300 s). the imon voltage is limited to 1.15 v (maximum value), as required by imvp6.5 specifications, in order to avoid any damage to the cpu. this feature is performed by limiting the current injected by the pm6652 imon pin into the r imon resistor. figure 39. current monitor with external components 8.10.3 thermal throttling the voltage regulator thermal throttling function is used by the cpu in order to avoid catastrophic thermal damage. the vrtt# open drain output pin is forced down when the therm voltage is lower than an internal threshold (1.0 v typ. and 200 mv hysteresis). an external ntc resistor, placed near ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? ? ? + = sns th avcl sns sns lkg avcl wc , avcl avcl avcl r r i r g v i i i i dcr imon filt r l r c ? !-v )-/.&" )-/.&" #3.3 #urrent !mplifier #lamp )-/. )-/. 633 ?3.3 2' 2) -/. #&),4 #/54 0- 0- , , 2 2 ! ! # # ! ! )-/.&" )-/.&" #3.3 #urrent !mplifier #lamp )-/. )-/. 633 ?3.3 2' 2) -/. #&),4 #/54 0- 0- , , , , 2 2 ! ! # # ! !
device description pm6652 38/53 doc id 16867 rev 5 the external mosfet or the inductor, allows the controller to monitor the thermal status of the power components (see figure 40 ). in applications where this function is not required (in render core supply, for example) the therm pin must be connected to 5 v and vrtt# can be left floating. figure 40. voltage regulator thermal throttling 8.10.4 overvoltage protection the pm6652 can detect two kinds of v out overvoltage: fixed 1.55 v overvoltage threshold variable +200 mv overvoltage threshold, referred to v dac reference voltage. both overvoltage protections are latched, so a coreon or svcc toggle is required in order to restart the device. if the fixed overvoltage threshold is reached, the high-side mosfet is immediately turned off and the output capacitor is sharply discharged by turning on the low-side mosfet. this fault protection is always active. when a variable v out overvoltage is detected, both high-side and low-side external mosfets are turned off and the output capacitor soft-discharge is performed. the internal discharge mosfet is turned on until v out is lower than about 100 mv, then the low-side mosfet is turned on (see figure 20 on page 22 ). this fault detection is masked during vid transitions and, during soft-start, until the power good signal is released. 8.10.5 undervoltage protection if the switching voltage regulator output falls below -300 mv, referred to v dac programmed voltage, the latched undervoltage fault is detected and the output capacitor soft-discharge is performed. the internal discharge mosfet is turned on until vcc_gfx is lower than about 100 mv, then the low-side mosfet is turned on (see figure 21 ). this fault detection is masked during vid transitions and, during soft-start, until the power good signal is released. the undervoltage protection can't be detected if the programmed v dac voltage is lower than 300 mv. !-v . 4 # 6 4(%2- 6244 6 0- . 4 # 6 4(%2- 6244 6 0-
pm6652 device description doc id 16867 rev 5 39/53 8.10.6 overcurrent protection the pm6652 controller can limit the maximum load current by skipping one or more switching cycles if the valley current limit is detected. the current limit sensing is independent from the current sensing for droop and imon functions. basically, the voltage drop sensed between the pgnd and phase pins, when the low-side mosfet is on, is compared with the voltage across the external r ilim resistor. the following equation helps to program the valley current limit value (see figure 41 ): equation 20 figure 41. valley current limit circuitry the maximum programmable voltage on pin ilim is 3.5 v (typ.); as a consequence the maximum effective r ilim resistor is about 700 k ? . if, starting from the previous equation, a higher resistance is required the resulting low-side mosfet on-resistance is not adequate for the designed application. the maximum available load current, with the valley current limit technique, is equal to: equation 21 i.e. the maximum available current is the sum of the valley current limit value plus the half of the inductor current ripple. the valley current limit is sensed each switching cycle, during t off time (when the low-side mosfet is turned on). this fault protection is not latched but the typical behavior is the one shown in figure 42 : () phase pgnd ilim v v 20 a 5 r ? ? = ? !-v 6alle y 6alle y #urrent,imit #urrent,imit ),)- ),)- 8 0'.$ 0'.$ 0(!3% 0(!3% 07- 07- #omparator #omparator 1 3 2 1 ('!4% ('!4% ,'!4% ,'!4% 6/54 6/54 2 2 ),)- ),)- , , 0- 6). 6). 6alle y 6alle y #urrent,imit #urrent,imit ),)- ),)- 8 0'.$ 0'.$ 0(!3% 0(!3% 07- 07- #omparator #omparator 1 3 2 1 ('!4% ('!4% ,'!4% ,'!4% 6/54 6/54 2 2 ),)- ),)- , , 0- 6). 6). l 2 1 vcl max , load i i i ? ? + =
device description pm6652 40/53 doc id 16867 rev 5 figure 42. valley current limit detection if the overload is not removed, the output capacitor keeps discharging until the uv fault is detected. in order to set the right valley current limit threshold, the pm6652 internal parameters and also external component accuracy must be considered. a complete computation of the valley current limit threshold worst case variation can be found in equation 22 . equation 22 the ?key parameter? is the low-side mosfet on-resistance, r ds,on , which takes into account the maximum on-resistance value and its thermal drift. the other parameters, with the exception of r ilim (typical accuracy 1%), are all internal parameters: i ilim <0.5 a is the current reference variation and v offset <4 mv is the current limit comparator offset. 8.10.7 svcc undervol tage protection the pm6652 can detect an svcc undervoltage (threshold 3.9 v typ.). when this fault occurs, the high-side mosfet is turned off and the low-side mosfet is turned on. the device is turned on again if the svcc voltage is higher than 4.4 v (typ.). this fault protection is always active. 8.10.8 thermal protection if the device internal temperature is greater than 150 c, the thermal shutdown is performed. the internal discharge mosfet is turned on until v out is lower than about 100 mv, then the low-side mosfet is turned on. a coreon or svcc toggle is required to turn on again the device. this fault detection is masked during vid transitions and, during soft-start, until the power good signal is released. ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? > on , ds on , ds ilim ilim offset iliim iliim ilim ilim vall , l wc , vall , l r r r i v 20 i i r r i i
pm6652 device description doc id 16867 rev 5 41/53 8.11 system accuracy 8.11.1 vcore accuracy starting from equation 7 and equation 9 , the programmed output voltage is given by: equation 23 v dac is the internal reference voltage, i.e. the digital-to-analog converter output programmed by the 7 vids g d is the droop gain, given by equation 8 g sns is the current sensing filter attenuation. this element is lower than 1 if there is an ntc thermal compensation network, typically used in dcr current sensing technique r sns is the current sensing element, i.e. the inductor dcr or the precision resistor. the statistical variation of the output voltage is given by the following equation: equation 24 v dac is the internal reference voltage error, lower than 0.7% of the programmed vid (refer to figure 5 ) g d /g d and g sns /g sns are the statistical error of the droop gain and ntc network, if used. these two elements are only influenced by external components r sns is the current sensing element (inductor's dcr or precision resistor) variation due to its accuracy v offset < 2.5 mv is the pm6652 integrator maximum offset. based on equation 7 , the droop gain statistical error is: equation 25 the same mathematical approach provides the following computation, based on equation 11 : () out sns sns d dac sns _ ss sns _ cc i r g g v v v ? ? ? ? = ? ()( ) ()() sns d 2 offset d 2 sns out 2 sns sns 2 d d 2 out sns 2 dac stat , core g g g v g r i g g g g g i r g v v ? = ? + ? ? + ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? ? ? ? + = 2 1 1 2 2 2 d d d d 1 2 d r r r r g 1 g g g r r 1 g ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? ? = + =
device description pm6652 42/53 doc id 16867 rev 5 equation 26 as explained in section 8.7: current sensing , the current sensing filter, if not properly designed, can impact the overall accuracy. in this case equation 22 must be updated: equation 27 given v lkg the voltage drop across the current sensing filter resistor, due to the csns pin leakage current ( equation 13 ). equation 27 also takes account of the sensing element variation due to thermal drift: this element is almost negligible if the ntc thermal compensation network is used. 8.11.2 current reporting (imon) accuracy the current monitor feature (imon), as described in section 8.10.2: current monitor (imon) , has the following design equation: equation 28 g int = 3 is the internal fixed gain r imon and rg are external resistors for gain programming g sns is the current sensing filter attenuation r sns is the current sensing element. the statistical error of the imon function can be computed: equation 29 r sns /r sns is the current sensing element accuracy; r imon /r imon and r g /r g are the external resistors accuracy; g int /g int < 1% is the internal fixed gain error; v imon,off < 1 mv is the imon maximum input offset; g sns /g sns is the current sensing filter error (refer to equation 26 for details). the imon accuracy can be influenced by a not properly designed current sensing filter (as explained in section 8.7: current sensing ) and by the current sensing element thermal drift, as summarized in equation 30 : () 2 p p 2 s s 2 ntc ntc 2 a a sns sns sns r r r r r r r r g 1 g g ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? ? ? = th out lkg stat , core core r i g v v v ? ? + + = out sns sns g imon int imon i r g r r g v ? ? ? ? = 2 sns sns 2 out sns sns off , imon 2 int int 2 imon imon 2 rg g 2 rsns sns imon stat , imon g g i r g v g g r r r r r r v v ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? + ? ? ? ? ? ? ? ? =
pm6652 device description doc id 16867 rev 5 43/53 equation 30 given v lkg the voltage drop across the current sensing filter resistor, due to the csns pin leakage current (see equation 13 ). sns th l sns sns lkg imon stat , imon imon imon r r i r g v v v v v + ? ? + =
application ideas pm6652 44/53 doc id 16867 rev 5 9 application ideas 9.1 load transient response improvement with feedback capacitor referring to figure 2 , the droop gain network made by r14, r15, r17 and r18 can be improved by adding the feedback capacitor c34. as a consequence, the performed load line previously summarized in equation 8 is now described in equation 31 below: equation 31 the sensed current information is still given by: equation 32 by joining the two previous results, the complete droop equation becomes: equation 33 in order to get an almost flat droop function, from dc to high frequency, and a ?squared? load transient response, the above equation requires two conditions: c 34 *r 17 =l/r dcr c 34 *r 17 //r 14 =c 15 *r a //r b if r 17 >r 14 (typical application), c 15 *r a //r b < l/r dcr so the high frequency sensed current is bigger compared to what can be sensed when the feedback capacitor is not mounted. this feature can be very helpful when low dcr inductors are used and the sensed current ripple, csns-v out , is lower than about 10 mv pp . in order to avoid any output voltage undershoots during load transient, the above mentioned conditions should be translated into: c 34 *r 17 l/r dcr c 15 *r a //r b c 34 *r 17 //r 14 the two components used to fine tune the load transient response are c 34 and c 15 , since the other components are fixed when the droop is programmed and the inductor has already been selected. () () () () s r r c s 1 r // r c s 1 r r 1 s r s g s r sns 17 34 14 17 34 14 17 sns d droop ? ? ? ? ? ? ? ? ? ? ? + ? ? + ? ? ? ? ? ? ? ? ? + = ? = () () () 34 33 b 31 a l sns l 15 b a dcr dcr b a b out sns r r r r r s i s r s i c r // r s 1 r sl 1 r r r r v c + = = ? = ? ? ? + + ? ? + = ? b a 15 dcr 17 34 14 17 34 dcr b a b 14 17 droop r // r c s 1 r sl 1 r c s 1 r // r c s 1 r r r r r r 1 r ? ? + + ? ? ? + ? ? + ? ? + ? ? ? ? ? ? ? ? ? + =
pm6652 application ideas doc id 16867 rev 5 45/53 the following waveforms provide a ?visual? approach useful to understand the relationship between the load transient response and the two capacitance values. figure 43. c15 good and c34 ok figure 44. c15 big and c34 ok figure 45. c15 small and c34 ok figure 46. c15 good and c34 small figure 47. c15 good and c34 big figure 48. c15 ok and c34 ok
application ideas pm6652 46/53 doc id 16867 rev 5 9.2 voltage regulation without droop pm6652 can be suitable also for high current dc-dc conversion requiring high precision load regulation and no load line function. figure 49. no load line output reference schematic in figure 49 the typical current sensing filter (r31, c15) has been modified by adding c60 and r32, in order to disable the load line (or droop) function. the switching regulator ac behavior is not affected by c60-r32 insertion if the following design rules are followed: c60< pm6652 application ideas doc id 16867 rev 5 47/53 equation 35 if c60 is used in the current sensing network the imon function and the average current limit feature are not available, since the dc sensed current is almost equal to zero (see section 8.10.2: current monitor (imon) for details). this application idea has been verified for imvp7 vccio and pch core supply, 1.05 v rail. the 1.05 v rail is required to provide up to 16 a, with 8 a load transient in 150 ns. the following setup has been tested: output capacitor: 4x330 f/6 m ? + 8x10 f/x5r inductor: 0.5 h/26.9 arms/0.86 m ? c15=100 nf; c60=3.3 nf; r31=r32=3.3 k ? ; c30=100 pf; r8=300 k ?. the dc and ac performances have been evaluated. figure 50. load line disabled ? vccio supply example the measured output voltage is almost constant in the full load range, with a maximum drift lower than 0.2 mv. the output voltage ripple is close to 17 mv peak-to-peak, from 1 a to 16 a output load. dac ss _ gnd ss _ core v v v = ?
application ideas pm6652 48/53 doc id 16867 rev 5 a few waveforms show the ac behavior during load transient (from 8 a to 16 a, in 150 ns), with different load transient frequency. figure 51. vccio output voltage ripple (1 a) figure 52. vccio output voltage ripple (16 a) figure 53. load transient response - 5 khz figure 54. load transient response - 40 khz figure 55. load transient response - 100 khz figure 56. load transient response - 300 khz
pm6652 layout guidelines doc id 16867 rev 5 49/53 10 layout guidelines the pm6652 has two separate grounds: pgnd, the power ground, and sgnd, the reference for ic internal circuitry. a 2-separate-grounds layout is based on the following guidelines: design an analog/signal ground plane on one inner layer, connect this area to sgnd and exposed pad (trough some vias) design one power ground plane on one internal layer. connect the sgnd (signal ground) plane and pgnd plane in one point (e.g. under the exposed pad or near the low-side mosfet source). if the pgnd plane and sgnd plane are in different layers, use at least 2 vias for the connection. it is recommended not to use a resistor to connect the pgnd plane and sgnd plane. alternatively, a single ground pcb can be designed, taking into account the following suggestions (refer to figure 1 ): design one power ground plane on one internal layer connect all the components referred to sgnd (r15, c2, c6, c8, r10, c9) with a dedicated trace, then connect this trace to sgnd (pin 9) and to the ic thermal pad connect the ic thermal pad directly to the power ground, through some vias. other suggestions for a good layout follow: gsns, vsns: route the remote feedback sensing nets coupled (7 mils separation) and 18 mils wide. keep 25 mils separation from other signals (this is an intel suggestion) csns, vout: keep the current sensing signals directly from the current sensing element terminals (inductor pads, for dcr sensing, or precision resistor pads). place the l-dcr filter, if required, near the inductor and route the current sensing nets coupled and far from noisy nets. place the ntc thermistor, if required, as close as possible to the inductor. use the gnd/sgnd plane for shielding imon, imonfb: keep far from switching traces (use, if necessary, the gnd/sgnd plane for shielding) and place the output r-c filter close to the cpu lgate, hgate, phase: design trace width > 20 mils and as short as possible (avoid using vias if possible). keep the ratio 3 mils_width/100 mils_lenght even for traces longer than 500 mils (e.g. trace length: 2000 mils. design a trace width of about 60 mils). keep far from signal traces to avoid noise coupling on signal traces. place the gate resistor near the mosfet gate boot: place the ceramic capacitor close to the boot pin and phase pin; the trace must be > 20 mils and the spacing with another signal trace > 20 mils. minimize the length of the loop between the phase pin and boot pin. use at least 3 vias if a layer change is required svcc, pvcc: place the capacitor close to the svcc/pvcc pin. design trace width >= 20 mils. svcc is internally connected to pvcc through a few ? resistor (3 ? , typ.) so svcc doesn't need to be externally connected to +5 v rail.
package mechanical data pm6652 50/53 doc id 16867 rev 5 11 package mechanical data in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack specifications, grade definitions and product status are available at: www.st.com. ecopack is an st trademark. note: vfqfpn stands for thermally enhanced very thin fine pitch quad flat package no lead. very thin: a = 1.00 mm max. table 9. vfqfpn 5x5x1.0 mm 32l pitch 0.50 mechanical data dim. (mm) min. typ. max. a 0.80 0.90 1.00 a1 0 0.02 0.05 a3 0.20 b 0.18 0.25 0.30 d 4.85 5.00 5.15 d2 (1) 1. dimensions d2 and e2 are not in accordance with jedec. 2.90 3.10 3.20 e 4.85 5.00 5.15 e2 (2) 2.90 3.10 3.20 e0.50 l 0.30 0.40 0.50 ddd 0.05
pm6652 package mechanical data doc id 16867 rev 5 51/53 figure 57. vfqfpn 5x5x1.0 mm 32l pitch 0.50 mechanical drawing
revision history pm6652 52/53 doc id 16867 rev 5 12 revision history table 10. document revision history date revision changes 04-dec-2009 1 initial release 28-jan-2010 2 updated cover page, table 2 on page 11 , table 4 on page 12 and section 8 on page 25 added figure 2 on page 7 and figure 3 on page 8 26-may-2010 3 added section 9: application ideas on page 44 01-feb-2012 4 updated figure 22 on page 23 . 09-mar-2012 5 new update of figure 22 on page 23 .
pm6652 doc id 16867 rev 5 53/53 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a particular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by two authorized st representatives, st products are not recommended, authorized or warranted for use in military, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or register ed trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2012 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com

▲Up To Search▲

Price & Availability of PM6652TR

	To Download PM6652TR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .