View BLM7G1822S-80PB-15_8221423.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1. product profile 1.1 general description the blm7g1822s-80pb(g) is a dual section, 2-stage power mmic using nxp?s state of the art gen7 ldmos technology. this multiband device is perfectly suited as general purpose driver or small cell final in the frequency range from 1805 mhz to 2170 mhz. available in gull wing or straight lead outline. [1] i dq1 represents driver stage; i dq2 represents final stage. 1.2 features and benefits ? designed for broadband operation (frequency 1805 mhz to 2170 mhz) ? high section-to-section isolatio n enabling multip le combinations ? integrated temperature compensated bias ? biasing of individual stages is externally accessible ? integrated esd protection ? excellent thermal stability ? high power gain ? on-chip matching for ease of use ? compliant to directive 2002/ 95/ec, regarding restricti on of hazardous substances (rohs) 1.3 applications ? rf power mmic for w-cdma base stations in the 1805 mhz to 2170 mhz frequency range. possible circuit topologies are the following as also depicted in section 8.1 : ? dual section or single ended ? doherty ? quadrature combined ? push-pull blm7g1822s-80pb; blm7g1822s-80pbg ldmos 2-stage power mmic rev. 1 ? 24 august 2015 product data sheet table 1. performance typical rf performance at t case = 25 ? c. test signal: 3gpp test mo del 1; 64 dpch; par = 9.9 db at 0.01 % probability on ccdf; per section unless ot herwise specified in a class-ab production circuit. test signal f i dq1 [1] i dq2 [1] v ds p l(av) g p ? d acpr 5m (mhz) (ma) (ma) (v) (w) (db) (%) (dbc) single carrier w-cdma 2167.5 80 240 28 8 28 24 ? 36
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 2 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic 2. pinning information 2.1 pinning 2.2 pin description transparent top view the exposed backside of the package is the ground terminal of the device. fig 1. pin configuration ddd 9 '6$ 9 '6% 9 *6$ 9 *6% 9 *6$ 5)b287b$9 '6$ 5)b287b%9 '6% 9 *6% 5)b,1b$ 5)b,1b% qf qf qf qf qf qf slqlqgh[ table 2. pin description symbol pin description v ds(a1) 1 drain-source voltage of section a, driver stage (a1) v gs(a2) 2 gate-source voltage of section a, final stage (a2) v gs(a1) 3 gate-source voltage of section a, driver stage (a1) rf_in_a 4 rf input section a n.c. 5 not connected n.c. 6 not connected n.c. 7 not connected n.c. 8 not connected n.c. 9 not connected n.c. 10 not connected rf_in_b 11 rf input section b v gs(b1) 12 gate-source voltage of section b, driver stage (b1) v gs(b2) 13 gate-source voltage of section b, final stage (b2) v ds(b1) 14 drain-source voltage of section b, driver stage (b1)
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 3 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic 3. ordering information 4. block diagram 5. limiting values [1] continuous use at maximum temperature will affect the re liability. for details refer to the online mtf calculator. rf_out_b/v ds(b2) 15 rf output section b / drain-source volt age of peaking section, final stage (b2) rf_out_a/v ds(a2) 16 rf output section a / drain-source voltage of carrier section, final stage (a2) gnd flange rf ground table 2. pin description ?continued symbol pin description table 3. ordering information type number package name description version blm7g1822s-80pb hsop16f plastic, heatsink smal l outline package; 16 leads(flat) sot1211-2 blm7g1822s-80pbg hsop16 plastic, heatsink small outline package; 16 leads sot1212-2 fig 2. block diagram ddd 9 '6$ 9 '6% 9 *6$ 5)b287b$9 '6$ 5)b287b%9 '6% 9 *6% 5)b,1b$ 5)b,1b% 7(03(5$785( &203(16$7('%,$6 9 *6% 9 *6$ 7(03(5$785( &203(16$7('%,$6 table 4. limiting values in accordance with the absolute ma ximum rating system (iec 60134). symbol parameter conditions min max unit v ds drain-source voltage - 65 v v gs gate-source voltage ? 0.5 +13 v t stg storage temperature ? 65 +150 ?c t j junction temperature [1] - 225 ?c t case case temperature - 150 ?c
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 4 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic 6. thermal characteristics [1] when operated with a cw signal. 7. characteristics [1] in production circuit with 1205 ? gate feed resistor. [2] in production circuit with 460 ? gate feed resistor. table 5. thermal characteristics measured for total device. symbol parameter conditions value unit r th(j-c) thermal resistance from junction to case final stage; t case =90 ? c; p l = 5.04 w [1] 0.8 k/w driver stage; t case =90 ? c; p l = 5.04 w [1] 2.8 k/w table 6. dc characteristics t case = 25 ? c; per section unless otherwise specified. symbol parameter conditions min typ max unit final stage v (br)dss drain-source breakdown voltage v gs =0v; i d = 0.604 ma 65 - - v v gsq gate-source quiescent voltage v ds =28 v; i d = 240 ma 1.6 2.0 2.5 v v ds =28 v; i d = 240 ma [1] 2.1 2.8 3.6 v ? i dq / ? t quiescent drain current variation with temperature ? 40 ?c ? t case ? +85 ?c [1] -2-% i dss drain leakage current v gs =0v; v ds =28v - - 1.4 ? a i dsx drain cut-off current v gs = 5.65 v; v ds =10 v - 11 - a i gss gate leakage current v gs =1.0v; v ds =0v - - 140 na driver stage v (br)dss drain-source breakdown voltage v gs =0v; i d = 0.116 ma 65 - - v v gsq gate-source quiescent voltage v ds =28 v; i d = 80 ma 1.7 2.1 2.6 v v ds =28 v; i d = 80 ma [2] 2.1 2.7 3.4 v ? i dq / ? t quiescent drain current variation with temperature ? 40 ?c ? t case ? +85 ?c [2] -2-% i dss drain leakage current v gs =0v; v ds =28v - - 1.4 ? a i dsx drain cut-off current v gs = 5.65 v; v ds =10 v - 1.9 - a i gss gate leakage current v gs =1.0v; v ds =0v - - 140 na table 7. rf characteristics typical rf performance at t case = 25 ? c; v ds = 28 v; i dq1 = 80 ma (driver stage); p l(av) = 8 w unless otherwise specified, measured in an nxp straight lead production circuit. symbol parameter conditions min typ max unit test signal: single carrier w-cdma [1] g p power gain f = 1877.5 mhz; i dq2 = 200 ma (final stage) - 29 - db f = 2167.5 mhz; i dq2 = 240 ma (final stage) 26.5 28 29.5 db ? d drain efficiency f = 1877.5 mhz; i dq2 = 200 ma (final stage) - 26 - % f = 2167.5 mhz; i dq2 = 240 ma (final stage) 18 24 - %
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 5 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic [1] 3gpp test model 1; 64 dpch; par = 9.9 db at 0.01 % probability on ccdf. [2] f = 2170 mhz. 8. application information [1] for both sections (s-parameter s measured with load-pull jig). rl in input return loss f = 1877.5 mhz; i dq2 = 200 ma (final stage) - ? 18 - db f = 2167.5 mhz; i dq2 = 240 ma (final stage) - ? 20 ? 10 db acpr 5m adjacent channel power ratio (5 mhz) f = 1877.5 mhz; i dq2 = 200 ma (final stage) - ? 38 - dbc f = 2167.5 mhz; i dq2 = 240 ma (final stage) - ? 36 ? 28.5 dbc par o output peak-to-average ratio f = 1877.5 mhz; i dq2 = 200 ma (final stage) - 8.6 - db f = 2167.5 mhz; i dq2 = 240 ma (final stage) 4.6 7 - db test signal: cw [2] ?? s21 phase response difference between sections ? 15 - +15 deg ?? s 21 ? 2 insertion power gain difference between sections ? 0.6 - +0.6 db table 7. rf characteristics ?continued typical rf performance at t case = 25 ? c; v ds = 28 v; i dq1 = 80 ma (driver stage); p l(av) = 8 w unless otherwise specified, measured in an nxp straight lead production circuit. symbol parameter conditions min typ max unit table 8. typical performance t case = 25 ? c; v ds = 32 v; i dq = 544 ma (driver and final stages); test si gnal: 1-carrier w-cdma; 64 dpch; par = 9.9 db at 0.01 % probability ccdf; unless otherwise specified, measured in an nxp, f = 1805 mhz to 1880 mhz, quadrature combined class ab application circuit (see figure 3 and figure 4 ). symbol parameter conditions min typ max unit p l(1db) output power at 1 db gain compression f = 1840 mhz - 48.9 - dbm p l(3db) output power at 3 db gain compression f = 1840 mhz - 49.6 - dbm ? d drain efficiency 12 db obo (p l(av) = 37.6 dbm); f = 1840 mhz -13.7- % g p power gain p l(av) = 37.6 w; f = 1840 mhz - 29 - db b video video bandwidth p l(av) = 41.6 w; 2-tone cw; f = 1840 mhz - 90 - mhz g flat gain flatness p l(av) = 37.6 w - 0.2 - db ? g/ ? t gain variation with temperature f = 1840 mhz [1] -0.04- db/ ?c ?s 12 ? 2 isolation between sections a and b; p l(av) = 9 dbm; f = 1840 mhz; measured on production board; i dq = 560 ma (both sections) -25- db k rollett stability factor t case = ? 40 ? c; f = 0.1 ghz to 3 ghz [1] -> 1-
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 6 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic printed-circuit board (pcb): rogers 4350; thickness = 0.508 mm. fig 3. component layout ddd n n n n n n n n n s) s) s) s) s) pp s) s) g% /0 g% s) s) /0 s) s) n ?)9 ?)9 ?)9 /0 /(' n ?)9 ?)9 ?)9 %/0*63%* 4$%'2+ 0+] ?)9 ?)9 ?)9 s) 9 *1' %/0*63%* pp
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 7 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic fig 4. electrical schematic 5)b287b% 9 '6% 5)b287b$ 9 '6$ 9 '6$ n n n n eldv 9 a9 n /(' n n ddd %/0*63* 3dwk$ %/0*63%* 3dwk% 9 *6$ 9 *6$ 5)b,1b$ qf qf qf qf qf qf 5)b,1b% 9 *6% 9 *6% 9 '6% 9 '6% 9 'ulyhu fodpshg 5)vhqvh)(7 'ulyhu 5)srzhu)(7 )lqdo fodpshg 5)vhqvh)(7 'ulyhu fodpshg 5)vhqvh)(7 )lqdo fodpshg 5)vhqvh)(7 )lqdo 5)srzhu)(7 'ulyhu 5)srzhu)(7 )lqdo 5)srzhu)(7 9 '6$ 9 9 '6% 9 '6$ ?) 9 ?) 9 ?) 9 ?) 9 s) $7&) s) $7&) s) s) s) $7&) s) $7&) 5)lq s) $7&) s) $7&) dqduhq g%k\eulg dqduhq g%k\eulg s) $7&) s) $7&) 5)rxw s) $7&) ?) 9 s) $7&) ?) 9 ?) 9 ?) 9 rxw /0/ lq dgm /0 '$&blqb$ n n n n ?) 9 ?) 9 ?) 9 s) $7&) s) $7&) /0 '$&blqb% ?) 9 ?) 9
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 8 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic 8.1 possible circuit topologies fig 5. dual section or single ended fig 6. doherty fig 7. quadrature combined ddd ,q $ ,q g%-? g%-? ,q% 2xw$ 2xw 2xw% ddd g%-? g%-? &rpelqhu 2xw 6solwwhu ,q ddd g%-? g%-? 2xw g%&rxsohu g%&rxsohu ,q
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 9 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic 8.2 ruggedness in class-ab operation the blm7g1822s-80pb and blm7g1822s-80pbg are capable of withstanding a load mismatch corresponding to vswr = 10 : 1 through all phases under the following conditions: f = 2140 mhz; v ds =32v; i dq1 = 80 ma (each section, driver stage); i dq2 = 180 ma (each section, final stage); p i = 22 dbm (each section). p i is measured at cw and corresponding to p l(3db) under z s = 50 ? load. 8.3 impedance information fig 8. push-pull ddd g%-? g%-? &rpelqhu 2xw 6solwwhu ,q table 9. typical impedance measured load-pull data per section at 3 db gain compression point; test signal: pulsed cw; t case = 25 ? c; v ds = 28 v; t p =100 ? s; ? =10%; z s =50 ? ; i dq1 = 80 ma (driver stage); i dq2 = 200 ma (final stage). typical values unless otherwise specified. tuned for maximum output power tuned for maximum power added efficiency f z l g p(max) p l ? add am-pm conversion z l g p(max) p l ? add am-pm conversion (mhz) (? ) (db) (w) (%) (deg) (? ) (db) (w) (%) (deg) blm7g1822s-80pb 1810 2.6 ? j5.9 29.2 48.6 49.6 ? 2.7 5.4 ? j5.1 30.3 47.4 56.4 ? 5.6 1840 2.7 ? j5.8 29.9 48.5 49.3 ? 3.8 4.9 ? j4.8 30.9 47.5 56.3 ? 6.2 1880 2.6 ? j5.8 29.6 48.5 48.5 ? 2.4 4.8 ? j4.3 30.6 47.4 55.3 ? 5.0 1930 2.6 ? j5.8 29.9 48.4 47.9 ? 1.1 4.3 ? j4.2 30.8 47.4 54.3 ? 2.9 1960 2.6 ? j5.8 29.9 48.4 48.0 ? 1.0 4.2 ? j4.2 30.8 47.5 54.3 ? 2.2 1990 2.6 ? j5.7 29.6 48.3 47.5 ? 2.1 3.6 ? j4.0 30.4 47.4 53.8 ? 3.9 2110 2.6 ? j5.8 29.8 48.3 48.3 ? 3.6 3.1 ? j4.1 30.2 47.4 52.6 ? 4.7 2140 2.6 ? j5.8 29.8 48.3 48.6 ? 4.1 3.1 ? j4.7 30.3 47.6 51.9 ? 3.9 2170 2.6 ? j5.8 29.5 48.2 46.0 ? 5.4 2.6 ? j4.7 30.1 47.5 51.2 ? 6.4 blm7g1822s-80pbg 1810 3.0 ? j8.9 29.3 48.4 50.6 ? 1.7 5.3 ? j7.6 30.3 47.5 57.5 ? 5.3 1840 2.7 ? j8.7 29.1 48.3 48.4 ? 4.4 5.0 ? j7.5 30.2 47.5 56.9 ? 7.5 1880 3.0 ? j8 .8 29.4 48.4 50.5 ? 2.3 4.7 ? j7.1 30.3 47.4 56.4 ? 5.1
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 10 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic 8.4 graphs 1930 2.7 ? j9.0 29.6 48.4 48.7 ? 2.7 4.4 ? j7.0 30.6 47.4 56.1 ? 5.5 1960 2.7 ? j9.0 29.6 48.4 48.7 ? 2.7 4.0 ? j6.8 30.6 47.4 55.9 ? 5.3 1990 2.7 ? j8.9 29.7 48.4 48.0 ? 2.0 3.8 ? j7.1 30.6 47.5 55.0 ? 3.7 2110 2.7 ? j9.5 29.9 48.5 49.5 ? 3.4 2.8 ? j7.6 30.6 47.6 54.9 ? 4.2 2140 2.6 ? j9.5 29.9 48.3 49.1 ? 4.0 2.6 ? j7.9 30.5 47.6 53.7 ? 3.2 2170 2.4 ? j9.7 29.7 48.3 47.4 ? 5.5 2.6 ? j8.2 30.5 47.7 53.0 ? 4.6 table 9. typical impedance ?continued measured load-pull data per section at 3 db gain compression point; test signal: pulsed cw; t case = 25 ? c; v ds = 28 v; t p =100 ? s; ? =10%; z s =50 ? ; i dq1 = 80 ma (driver stage); i dq2 = 200 ma (final stage). typical values unless otherwise specified. tuned for maximum output power tuned for maximum power added efficiency f z l g p(max) p l ? add am-pm conversion z l g p(max) p l ? add am-pm conversion (mhz) (? ) (db) (w) (%) (deg) (? ) (db) (w) (%) (deg) t case = 25 ? c; v ds =32v; p l = 1.096 w; i dq1 +i dq2 = 272 ma (driver and final stages; valid for both sections a and b); v gs = 2.07 v (driver stage); v gs = 1.87 v (final stage). test signal: cw. (1) magnitude of g p (2) magnitude of rl in t case = 25 ? c; v ds =32v; p l = 3.02 w; i dq1 +i dq2 = 272 ma (driver and final stages; valid for both sections a and b); v gs = 2.07 v (driver stage); v gs = 1.87 v (final stage). test signal: cw. (1) magnitude of g p (2) magnitude of rl in fig 9. wideband power gain and input return loss as function of frequency; typical values fig 10. in-band power gain and input return loss as function of frequency; typical values ddd i0+] * s * s g% g% g% 5/ 5/ lq lq 5/ lq g% g% g% ddd i0+] * s * s g% g% g% 5/ 5/ lq lq 5/ lq g% g% g%
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 11 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic t case = 25 ? c; v ds =32v; i dq1 +i dq2 = 272 ma (driver and final stages; valid for both sections a and b); v gs = 2.07 v (driver stage); v gs = 1.87 v (final stage). test signal: pulsed cw. (1) f = 1805 mhz (2) f = 1840 mhz (3) f = 1880 mhz t case = 25 ? c; v ds =32v; i dq1 +i dq2 = 272 ma (driver and final stages; valid for both sections a and b); v gs = 2.07 v (driver stage); v gs = 1.87 v (final stage). test signal: pulsed cw. (1) f = 1805 mhz (2) f = 1840 mhz (3) f = 1880 mhz fig 11. power gain as a function of output power; typical values fig 12. normalized phase response as a function of output power; typical values t case = 25 ? c; v ds =32v; i dq1 +i dq2 = 272 ma (driver and final stages; valid for both sections a and b); v gs = 2.07 v (driver stage); v gs = 1.87 v (final stage). test signal: 2-tone cw; f c = 1840 mhz. (1) imd low (2) imd high fig 13. intermodulation distortion as a function of tone spacing; typical values ddd 3 / g%p * s * s g% g% g% ddd 3 / g%p 3 bbbb3 v v 3 3 vqrup vqrup 3 v 3 vqrup ghj ghj ghj ddd wrqhvsdflqj0+] ,0' ,0' ,0' g%f g%f g%f ,0' ,0' ,0' ,0' ,0' ,0' ,0' ,0' ,0'
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 12 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic t case = 25 ? c; v ds = 32 v; f = 1840 mhz; i dq1 +i dq2 = 272 ma (driver and final stages; valid for both sections a and b); v gs = 2.07 v (driver stage); v gs = 1.87 v (final stage). test signal: 1-carrier w-cdma; test model 1; 64 dpch; par = 9.9 db at 0.01 % probability ccdf. t case = 25 ? c; v ds = 32 v; f = 1840 mhz; i dq1 +i dq2 = 272 ma (driver and final stages; valid for both sections a and b); v gs = 2.07 v (driver stage); v gs = 1.87 v (final stage). test signal: 1-carrier w-cdma; test model 1; 64 dpch; par = 9.9 db at 0.01 % probability ccdf. fig 14. power gain and drain efficiency as function of output power; typical values fig 15. adjacent channel power ratio as a function of output power; typical values t case = 25 ? c; v ds = 32 v; f = 1840 mhz; i dq1 +i dq2 = 272 ma (driver and final stages; valid for both sections a and b); v gs = 2.07 v (driver stage); v gs = 1.87 v (final stage). test signal: 1-carrier w-cdma; test model 1; 64 dpch; par = 9.9 db at 0.01 % probability ccdf. fig 16. output peak-to-average ratio and peak output power as function of output power; typical values ddd 3 / g%p * s * s g% g% g% ' ' * s * s ' ' ddd 3 / g%p $&35 $&35 $&35 g%f g%f g%f $&35 $&35 0 0 $&35 0 $&35 $&35 0 0 $&35 0 ddd 3 / g%p 3$5 3$5 2 3$5 2 g% g% g% 3 /0 /0 3 /0 g%p g%p g%p 3$5 3$5 2 3$5 2 3 /0 /0 3 /0
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 13 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic 9. package outline fig 17. package outline sot1211-2 (hsop16f) 5hihuhqfhv 2xwolqh yhuvlrq (xurshdq surmhfwlrq ,vvxhgdwh ,(& -('(& -(,7$ 627 vrwbsr 8qlw pp pd[ qrp plq $ +623)sodvwlfkhdwvlqnvpdoorxwolqhsdfndjhohdgviodw 627 $ $ e e f' ' ) ' ' ( ( ( ( h hh h h h h \ + ( 4 yz vfdoh ghwdlo; h ' ' h p p ' % \ % z ( ( slq lqgh[ e [ % z e[ $ $ 4 $ $ ( f + ( ' ( y$ ; 'lphqvlrqvppduhwkhruljlqdoglphqvlrqv h [ h [ h [ [ h [ h [0(7$/ 3527586,2166285&( )[ 1rwh 3dfndjherg\glphqvlrqv3'dqg3(grqrwlqfoxghprogdqgph wdosurwuxvlrqv$oorzdeohsurwuxvlrqlvppshuvlgh /hdgzlgwkglphqvlrqv3edqg3 e grqrwlqfoxghgdpedusurwuxvlrqv$oorzdeohgdpedusurwuxvlrqlvpplqwrwdoshuohdg
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 14 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic fig 18. package outline sot1212-2 (hsop16) ' 5hihuhqfhv 2xwolqh yhuvlrq (xurshdq surmhfwlrq ,vvxhgdwh ,(& -('(& -(,7$ 627 vrwbsr +623sodvwlfkhdwvlqnvpdoorxwolqhsdfndjhohdgv 627 ghwdlo; h ' ( f + ( ( ( [0(7$/ 3527586,2166285&( ' ' \ % + $ y$ ; z% e [ z% e [ $ 4 $ $ $ $ slqlqgh[ h h [ h [ [ / s h ( h [ h [ ? 8qlw pp pd[ qrp plq $ 'lphqvlrqvppduhwkhruljlqdoglphqvlrqv 1rwh 3dfndjherg\glphqvlrqv3'

dqgc
(

grqrwlqfoxghprogd qgphwdosurwuxvlrqv$oorzdeohsurwuxvlrqlvppshuvlgh /hdgzlgwkglphqvlrqvc
e

dqgc
e

grqrwlqfoxghgdpedusurwuxvlrqv$oorzdeohgdpedusurwuxvlrqlvpplqwrwdoshuohdg 'lphqvlrq$ lvphdvxuhgzlwkuhvshfwwrerwwrpriwkhkhdwvlqn'$780+3rvlwlyhydoxhphdqvwkdwwkherwwrpriwkhkhdwvlqnlv kljkhuwkdqwkherwwrpriwkhohdg $ $ $ $ e e f' ' ' z \ pp vfdoh ? ? ( ' ( ( ( hh + ( / s 4y h h h h h
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 15 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic 10. handling information 11. abbreviations 12. revision history caution this device is sensitive to electrostatic di scharge (esd). observe precautions for handling electrostatic sensitive devices. such precautions are described in the ansi/esd s20.20 , iec/st 61340-5 , jesd625-a or equivalent standards. table 10. abbreviations acronym description am amplitude modulation 3gpp 3rd generation partnership project ccdf complementary cumulative distribution function cw continuous wave dpch dedicated physical channel esd electrostatic discharge gen7 seventh generation ldmos laterally diffused metal oxide semiconductor mmic monolithic microwave integrated circuit mtf median time to failure obo output back off par peak-to-average ratio pm phase modulation vswr voltage standing-wave ratio w-cdma wideband code division multiple access table 11. revision history document id release date data sheet status change notice supersedes blm7g1822s-80pb_s-80pbg v.1 20150824 product data sheet - -
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 16 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic 13. legal information 13.1 data sheet status [1] please consult the most recently issued document before initiating or completing a design. [2] the term ?short data sheet? is explained in section ?definitions?. [3] the product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple device s. the latest product status information is available on the internet at url http://www.nxp.com . 13.2 definitions draft ? the document is a draft versi on only. the content is still under internal review and subject to formal approval, which may result in modifications or additions. nxp semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall hav e no liability for the consequences of use of such information. short data sheet ? a short data sheet is an extract from a full data sheet with the same product type number(s) and title. a short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. for detailed and full information see the relevant full data sheet, which is available on request vi a the local nxp semiconductors sales office. in case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. product specification ? the information and data provided in a product data sheet shall define the specification of the product as agreed between nxp semiconductors and its customer , unless nxp semiconductors and customer have explicitly agreed otherwis e in writing. in no event however, shall an agreement be valid in which the nxp semiconductors product is deemed to offer functions and qualities beyond those described in the product data sheet. 13.3 disclaimers limited warranty and liability ? information in this document is believed to be accurate and reliable. however, nxp semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such info rmation. nxp semiconductors takes no responsibility for the content in this document if provided by an information source outside of nxp semiconductors. in no event shall nxp semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. notwithstanding any damages that customer might incur for any reason whatsoever, nxp semiconductors? aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the terms and conditions of commercial sale of nxp semiconductors. right to make changes ? nxp semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. this document supersedes and replaces all information supplied prior to the publication hereof. suitability for use ? nxp semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an nxp semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. nxp semiconductors and its suppliers accept no liability for inclusion and/or use of nxp semiconducto rs products in such equipment or applications and therefore such inclusion and/or use is at the customer?s own risk. applications ? applications that are described herein for any of these products are for illustrative purpos es only. nxp semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. customers are responsible for the design and operation of their applications and products using nxp semiconductors products, and nxp semiconductors accepts no liability for any assistance with applications or customer product design. it is customer?s sole responsibility to determine whether the nxp semiconductors product is suitable and fit for the customer?s applications and products planned, as well as fo r the planned application and use of customer?s third party customer(s). customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. nxp semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer?s applications or products, or the application or use by customer?s third party customer(s). customer is responsible for doing all necessary testing for the customer?s applic ations and products using nxp semiconductors products in order to av oid a default of the applications and the products or of the application or use by customer?s third party customer(s). nxp does not accept any liability in this respect. limiting values ? stress above one or more limiting values (as defined in the absolute maximum ratings system of iec 60134) will cause permanent damage to the device. limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the recommended operating conditions section (if present) or the characteristics sections of this document is not warranted. constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. terms and conditions of commercial sale ? nxp semiconductors products are sold subject to the gener al terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms , unless otherwise agreed in a valid written individual agreement. in case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. nxp semiconductors hereby expressly objects to applying the customer?s general terms and conditions with regard to the purchase of nxp semiconducto rs products by customer. no offer to sell or license ? nothing in this document may be interpreted or construed as an offer to sell products t hat is open for acceptance or the grant, conveyance or implication of any lic ense under any copyrights, patents or other industrial or intellectual property rights. document status [1] [2] product status [3] definition objective [short] data sheet development this document contains data from the objecti ve specification for product development. preliminary [short] data sheet qualification this document contains data from the preliminary specification. product [short] data sheet production this document contains the product specification.
blm7g1822s-80pb_s-80pbg all information provided in this document is subject to legal disclaimers. ? nxp semiconductors n.v. 2015 . all rights reserved. product data sheet rev. 1 ? 24 august 2015 17 of 18 nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic export control ? this document as well as the item(s) described herein may be subject to export control regu lations. export might require a prior authorization from competent authorities. non-automotive qualified products ? unless this data sheet expressly states that this specific nxp semicon ductors product is automotive qualified, the product is not suitable for automotive use. it is neither qualified nor tested in accordance with automotive testing or application requirements. nxp semiconductors accepts no liabili ty for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. in the event that customer uses t he product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without nxp semiconductors? warranty of the product for such automotive applicat ions, use and specifications, and (b) whenever customer uses the product for automotive applications beyond nxp semiconductors? specifications such use shall be solely at customer?s own risk, and (c) customer fully indemnifies nxp semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive app lications beyond nxp semiconductors? standard warranty and nxp semiconduct ors? product specifications. translations ? a non-english (translated) version of a document is for reference only. the english version shall prevail in case of any discrepancy between the translated and english versions. 13.4 trademarks notice: all referenced brands, produc t names, service names and trademarks are the property of their respective owners. 14. contact information for more information, please visit: http://www.nxp.com for sales office addresses, please send an email to: salesaddresses@nxp.com
nxp semiconductors blm7g1822s-80pb(g) ldmos 2-stage power mmic ? nxp semiconductors n.v. 2015. all rights reserved. for more information, please visit: http://www.nxp.com for sales office addresses, please se nd an email to: salesaddresses@nxp.com date of release: 24 august 2015 document identifier: blm7g1822s-80pb_s-80pbg please be aware that important notices concerning this document and the product(s) described herein, have been included in section ?legal information?. 15. contents 1 product profile . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.1 general description . . . . . . . . . . . . . . . . . . . . . 1 1.2 features and benefits . . . . . . . . . . . . . . . . . . . . 1 1.3 applications . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 2 pinning information . . . . . . . . . . . . . . . . . . . . . . 2 2.1 pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 2.2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . 2 3 ordering information . . . . . . . . . . . . . . . . . . . . . 3 4 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3 5 limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 3 6 thermal characteristics . . . . . . . . . . . . . . . . . . 4 7 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 4 8 application information. . . . . . . . . . . . . . . . . . . 5 8.1 possible circuit topologies . . . . . . . . . . . . . . . . 8 8.2 ruggedness in class-ab operation . . . . . . . . . 9 8.3 impedance information . . . . . . . . . . . . . . . . . . . 9 8.4 graphs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 9 package outline . . . . . . . . . . . . . . . . . . . . . . . . 13 10 handling information. . . . . . . . . . . . . . . . . . . . 15 11 abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 15 12 revision history . . . . . . . . . . . . . . . . . . . . . . . . 15 13 legal information. . . . . . . . . . . . . . . . . . . . . . . 16 13.1 data sheet status . . . . . . . . . . . . . . . . . . . . . . 16 13.2 definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 13.3 disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 13.4 trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 17 14 contact information. . . . . . . . . . . . . . . . . . . . . 17 15 contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

▲Up To Search▲

Price & Availability of BLM7G1822S-80PB-15

	To Download BLM7G1822S-80PB-15 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .