**********
c-mos sram read address encoder
-top view- CXD8846Q ( 1/4 )
il00 80
75
70
65
60
55
51
gnd
v dd ( +5v )
gnd
gnd
v dd ( +5v ) 81
85
90
95
100
gnd 50
45
40
35
31
gnd 1
5
10
15
20
25
30
v dd ( +5v )
gnd
gnd
v dd ( +5v )
gnd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34 i
i
? ? o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
o
i
i
i
? ? i
i
i
i
i ck1
calmode
v dd
gnd
filtersw
out0
out1
out2
out3
out4
out5
out6
out7
out8
gnd
out9
out10
out11
out12
out13
out14
out15
out16
out17
test
lim9
lim10
v dd
gnd
lim11
lim12
d0
d1
d2 pin
no. i/o signal 35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68 i
i
i
i
i
? o
o
o
i
i
i
i
i
i
i
i
i
? ? i
i
i
i
i
i
i
i
i
i
? i
i
i d1swp
d2swp
d2sw
d4sw
d8sw
gnd
d0out
d1out
d2out
sw
fldsw
vmovedly
vmove0
vmove1
vmove2
vmove3
hflonly
vdly
v dd
gnd
vci
v0
v1
v2
v3
v4
v5
v6
v7
v8
gnd
hfldly
hflci
hfl0 pin
no. i/o signal 69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100 i
i
i
i
i
i
i
i
i
? ? i
i
i
i
i
i
i
i
i
i
? i
i
i
i
i
i
i
i
i
i hfl1
hfl2
hfl3
hfl4
hfl5
hfl6
hfl7
hfl8
ficancel
v dd
gnd
fi0
fi1
fi2
fi3
fi4
fi5
fi6
fi7
fi8
muldly
gnd
mul0
mul1
mul2
mul3
mul4
mul5
mul6
mul7
mul8
mul9 pin
no. i/o signal CXD8846Q ( 2/4 ) ( v dd = +5v )
64
63
62
61
60
59
58
57
56
76
75
74
73
72
71
70
69
68
88
87
86
85
84
83
82
81
80
100
99
98
97
96
95
94
93
92
91
34
33
32
50
49
48
47 v8
v7
v6
v5
v4
v3
v2
v1
v0
hfl8
hfl7
hfl6
hfl5
hfl4
hfl3
hfl2
hfl1
hfl0
fi8
fi7
fi6
fi5
fi4
fi3
fi2
fi1
fi0
mul9
mul8
mul7
mul6
mul5
mul4
mul3
mul2
mul1
mul0
d2
d1
d0
vmove3
vmove2
vmove1
vmove0 out17
out16
out15
out14
out13
out12
out11
out10
out9
out8
out7
out6
out5
out4
out3
out2
out1
out0
d2out
d1out
d0out
d2sw
d4sw
d8sw
calmode
filtersw
test
sw
fldsw
vmovedly
hflonly
vdly
vci
hfldly
hflci
ficancel
muldly
24
23
22
21
20
19
18
17
16
14
13
12
11
10
9
8
7
6
43
42
41
37
38
39
2
5
25
44
45
46
51
52
55
66
67
77
89 ck1
lim9
lim10
lim11
lim12
d1swp
d2swp 1
26
27
30
31
35
36
input
calmode
ck1
d0-d2
d2sw
d4sw
d8sw
d1swp
d2swp
fi0-fi8
ficancel
filtersw
fldsw
hfl0-hfl8
hflci
hfldly
hflonly
lim9-lim12
mul0-mul9
muldly
sw
test
v0-v8
vci
vdly
vmove0-vmove3
vmovedly
output
d0out-d2out
out0-out17
CXD8846Q ( 3/4 )
; calculator mode
; system clock
; delay line-in
; delay parameter
; delay parameter
; delay parameter
; deley parameter
; deley parameter
; field subtract
; fi-input cancel
; filter switch
; all-h switch
; frame sub/h-add
; hfl carry-in
; hfl delay
; hfl only
; limiter switch
; multiple rate
; mul delay
; all-h switch
; test
; v-address
; v-address carry-in
; v delay
; v-subtract
; vmove-in delay
; delay line-out
; output
limitter 2ckd 2ckd 4ckd 8ckd calmode 2 vmovedly 46 vmove0 47 vmove1 48 vmove2 49 vmove3 50 hflonly 51 fi0-fi8 80-88 ficancel 77 hfl0-hfl8 68-76 hflci 67 hfldly 66 muldly 89 mul0-mul9 91-100 vdly 52 v0-v8 56-64 vci 55 9 0 1 10 10 add1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 39 d8sw 38 d4sw 37 d2sw 36 d2swp 0 1 35 d1swp 10 1 1 18 17 1 10 9 d0-d3 32-34 3 <<2 >>2 >>1 >>2 d0out-d2out 41-43 lim9-lim12 26, 27,
30, 31 sw 44 fldsw 45 out0-out17 6-14
16-24 filtersw 5 3 4 17 9 0 102 1 2 9 17 17 17 17 17 18 0 add2 1 18 18 16 16 15 1 CXD8846Q ( 4/4 ) 0 1 0 1 9
|
