View VTD041_8363774.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

c d 2 40 8 2 b . f m 0 9 / 0 9 / 9 8 : p r e l imin a ry 1 preliminary t he vv5801 ( monoc h rome ) and vv680 1 ( co l ou r) p r od u cts o f f er b oth h ig h r e s o l u t i on an d e nhan c ed pe r f o rmance l e v e l s. t he vv68 0 1 co l ou r s e nso r ha s bee n dev e lo p ed p r i n c i pa l ly t o a d dre s s t he deman d s o f t h e h i gh r e so l u t io n co l our d i g i t a l s t i ll s came r a ma r ke t. i t p r ov i de s h i gh c o lo u r f i de li ty w i t h l o w co l ou r a li a s i n g whi c h i s pa r t i cu l a r l y r e l e van t f or s t il l s p h oto g ra p hy . t he vv580 1 mo n och r o me dev i c e i s i dea l f or mac h ine v i s i on a pp l i c at i on s . th e f un c t i on a l i t y of t he s e nso r is i de n t i ca l to t he vv6801 , w i t h h ig h er se n s i t i v i t y . c o nt r o l an d re a dou t t i m i ng r equ i r e ment s a r e s i m i la r and p in o ut i s bac k war d l y compa t ab l e t o t h e vv6850 / 5850 8 00k p i xe l s enso r s , g i v i ng e a se o f de s i g n i n to ex i s t ing vv 6 850 / 5850 8 0 0k p i xe l app l i c at i o n s. t h e vv6801 and vv 5 801 ha v e an i den t i c al i mage a r r a y s i ze t o the vv 6 850/ 5 850 , a ll o w i n g fo r e x i s t in g op t i c s t o b e u s ed . a ll c l ock i ng a nd se q uenc i ng c on t ro l s a r e u s ed de f i ned, g i v in g max i mum f l ex i b il i t y o f u s e. th i s g i ve s a r ange of v e r s at il e ope r a t i n g modes wh i c h can be i mp l emen t ed, i n c l u d i n g h i g h q u a l ity s t ill im age cap t u r e , f u l l r e so l u t ion l i v e vi d eo , a nd e x posu r e mon i t or i n g m o des . a c h o i ce of hor i zo n ta l and v e r t i c al s ubsamp l ed c i ne m o des a r e ava il ab l e f o r i n c r eas e d f r a m e ra t e , i dea l fo r v i e wf i nder app li ca t io n s. bot h t h e c o l our and monoc h rome dev i c e s a r e su i t e d t o di g i t a l s t il l ca p tu r e and app li ca t i o ns req u i r i n g d ig i t i s a t i o n of th e p i xe l o u tp u t and p os t p r oce s s i ng o f t h e ima g e i n ha r dwar e o r s o f t war e . th e imag e qu a l i t y f r o m bo t h sen s or s can be enhan c e d b y i mp l ement a t i on of e x te r nal no i se ca n ce l l a t i on t echn i qu e s , u si n g ex t er n al f r a m e a nd l i ne bu f f e r i ng. expo s ur e co n t r o l c a n b e a ch i eve d w i t h o r w i t hou t a n el e c t romec h an i ca l s hu t te r . bo t h sen s or s b e nef i t f r o m a pi x e l f i ll f ac t o r o f more t han 25%, wh i ch hav e r e su l t ed in imp r ove d sen s i t i v i t y . a tw o way se r i al i n t e r fa c e and c on t ro l re g is t e r p ro v id e s f u r th e r con t r o l an d mon i t or i n g o f c e r t a i n came r a f un c t i ons. ? high resolution (130 0 k ) cm o s sensor design e d for u s e in di g i t a l c o lou r s til l s ca m - eras a n d m a chi n e v i s i o n applicatio n s ? v ersatile operating m odes, i n cludi n g l ive v ide o m ode, h o r i zon t a l c i ne m od e , and n ew vertical cine modes for viewfinder applica- t i ons , a s w e ll a s exp o s ure m onitorin g m odes ? digital control o f pixel read i ng f or f l e x i bil i t y , includ i n g ex t ern a l ad c inter f a c e ? control/ c o n f i g ura t i o n v i a seri a l i n t e r face ? e xternal f ra m e/li n e b u f fering sche m es o f fer e f fectiv e p ixel o ff set cance l lation and low noise operation ? b ayer pat t ern r,g, b colo u r i sa t i o n (other pat- t erns/ c o lours can b e acco m m o da t e d) ? mo n o c h rome version avai l able - vv5801 - f unction a lly i dentical t o th e vv 68 0 1 , but w i t h higher sensitivi t y ? low p ower o peratio n (125 m w t ypical) ? i nd u s try standard 84 pin lcc and bga p a c k- ag e s i mage fo r mat 1 0 24 x 1 280 p i xe l s p i x e l s i ze 8 . 4 x 8.4 m m a c tive a r r a y si z e 8.60 x 10.75mm s e ns i t i v i t y ( co l ou r ) 5 0 m v / l u x @ 5 0 m s e xp. s / n t y p i ca l l y 6 6 db ( w i t h fp n can- c e l l a t i on) m a x . p i xe l ra t e 1 0 m pi x / s ( 5 m p i x/ s f o r 0 . 1 % s et- tl i n g ) power sup p ly 5 v 5% power < 150 mw t e mpe r a t ure 0 o c - 40 o c pack a ge bg a o r 8 4 lcc technical specific a tion g eneral descri p tion hig h r esoluti o n c m os 1 300k pix e l i m age senso r w i t h suppo r t f o r e x t e r n al f pn cancellatio n an d serial int e rfac e cont r ol, avail- a b le in c o l o ur ( v v 68 0 1) a nd m o noch r om e ( v v5 8 01 ) versio n s. v i sion v v 68 0 1 & vv 5 80 1 sensors pre l imina r y customer d a t as h eet re v ision 1 . 1 characteris t ics c d 2 40 8 2 b . f m 0 9 / 0 9 / 9 8 : p r e l imin a ry 2 v i s i on v v 6 8 0 1 / 5 8 0 1 p r e lim i n ar y cu s t o m e r d ata s h e e t r e v 1 . 1 pr e l i mi na ry t able of cont e nts 1. ge n e ral desc r i p t i o n . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . . . . . . .. . . . . . .. . 4 1.1 se n s or arch i t ec t ur e . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . 4 1.2 t ypical app l ica t i o n . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . 4 1.3 p i xel arra y . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . 5 1.4 v i d eo o utpu t . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . 5 1.5 ser i a l inter f a c e . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . 5 2. a r chite c t u r al detai l s .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . 6 2.1 se n s or arra y . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . .... . 6 2.2 r e s e t and read ver t i c a l sh i f t re g is t er s . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . 7 2.3 h or i zon t a l shi f t r e g i s t e r . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . . . . . . .. . . . . . .. . 8 2.4 pixel re a dout architec t ur e . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . 9 2.5 v i d eo o utpu t . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . 9 2.6 t he v ideo output c h ai n . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 10 2.7 av o referenc e .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 10 2.8 the 5-b i t da c . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 11 2.9 b l a c k reference l i ne s . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 12 3. ex p os u r e co n t r o l . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 14 4. remov i n g n o is e .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 15 4.1 so u r ces of f i xed pattern n o i s e . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . . . . . . . . . 1 5 4.2 m ethods o f re m oving f ixe d patter n n o is e . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 15 5. o pe r ati n g m o de s . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 17 5.1 st il l i m a ge c a p t u r e w i th a frame buf f e r . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 1 7 5.2 c or r e l ated d o ub l e samp li ng ( li n e by li n e ) .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 1 8 5.3 l ive- v i deo m o d e . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 19 5.4 c i ne m o d e s . . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 20 5.5 paral l e l i n t egr a t i o n . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 21 5.6 accumu l ate.. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 22 5.7 mul t i p l e d ar k current per i o d s . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 22 6. t he c on t r o l reg i s t e r & se r i a l comm un i cati o n . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 24 6.1 g eneral descriptio n . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 24 6.2 ser i a l c o m muni c a t i o n protoco l . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 24 6.3 the ser i a l data w or d . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . . . . . . .. . . . . . . 25 6.4 r eg i s t e r descr i pt i on . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 25 6.5 c on t rol re g i s t er def i n i t i ons . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 26 7. detai l ed o p e r at i o n al tim i n g . . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . . . . . . . . . 2 8 7.1 sys t e m c l ocks. . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 28 7.2 l i ne s t ar t to p ck t i m i n g .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 28 7.3 i n i t i al power up t i m i n g . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . . . . . . .. . . . . . . 28 7.4 i nter- f rame t i m i n g . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 29 7.5 l ine read- o u t t i mi n g . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 30 7.6 l i ne t i m i n g us i n g cds r .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 34 8. detai l ed speci f icati o n s . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 37 8.1 absolu t e max i mum rat i ngs . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . . . . . . . . . 3 7 8.2 d c o pera t i n g conditio n s . . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 37 8.3 ac o p e r a t i n g c o nd i t i ons.. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 37 8.4 e l e c t r i ca l character i s t i c s .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . . . . . . .. . . . . . . 38 8.5 v i d eo o utput character i st i c s . . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . .. . . . . . .. . . . . . .. . . . .. . . . . . . 38
cd24082b.fm 09/09/98: preliminary 3 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 9. pin descriptions and package details ........................................................................................ 3 9 9.1 pin list.................................................................................................................... ...................... 40 9.2 package dimensions .......................................................................................................... .......... 42 10. support circuits and design guidelines...................................................................................... 43 10.1 adc interface circuit...................................................................................................... .............. 43 10.2 analogue reference buffering ............................................................................................... ...... 44 11. evaluation kit (evk)........................................................................................................ .............. 45 11.1 key features ............................................................................................................... .................. 45 11.2 block diagram .............................................................................................................. ................ 45 12. ordering details ............................................................................................................ ................ 46 cd24082b.fm 09/09/98: preliminary 4 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 1. general description the vv6801 sensor has been developed specifically for use in image processing applications requiring pixel by pixel access. flexible control options allow many operating modes, but the vv6801 is ideally suited to digital stills cameras with a frame store memory available for pixel offset noise cancellation, and ideally an electromechanical shutter for exposure control and dark current / reset noise cancellation (see section 4.) the vv5801 monochrome sensor is identical in operation to the vv6801, but with higher sensitivity and simpler image processing, due to the absence of colour filters. it is ideally suited to machine imaging applications. 1.1 sensor architecture figure 1.1 : block diagram of vv6801/5801 1.2 typical application figure 1.2 : typical digital stills application sample & hold horizontal shift register video output stage photodiode array ref. voltages control ccts. vrt vbltw vbloom vrtref vbloomref colsam vbltwref vbg avo vertical shift registers fr dout serial i/f dlat dck din pxrd cdsr evwt resetb 5-bit dac control register avoref lck even fi vclrb vsetb pck ls ec hclrb cine modes selref samref clamp vcl1 vcl2 (unbuffered) 1306 x 1028 (1280 x 1024 valid pixels) timing dsp i/o processing frame buffer picture storage lens sensor adc exposure control s h u t t e r flash asic/dsp (image/colour processing) timing & control serial data
cd24082b.fm 09/09/98: preliminary 5 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 1.3 pixel array the pixel array is colourised in a four pixel, red, green, blue bayer arrangement. this provides high colour fidelity images with low colour aliasing. the pixel array includes a number of reference lines, and a useable image area of 1280 x 1024 valid video pixels. pixel access is by row and column shift registers. each row of pixels, or line, is read at the same instant, and stored in a sample-and-hold stage. the columns are then read out alternately, and multiplexed through four output channels to the avo output stage. the image can then be unshuffled and reconstructed in external buffering and processing circuits. this scheme provides avo settling to better than 0.1% at a sampling rate of 5 msps. (higher sampling rates are possible, with reduced settling accuracy. 1.4 video output the multiplexed column outputs are buffered to the analogue video output (avo) pin, as inverted video, that is black is higher than white. an avoref output is also generated, from the internal black reference level, to provide a pseudo differential output pair. a dc component is added to the avo and avoref signals at the ac coupled output stages by clamping these to vcl1 and vcl2, one of which can be set by an internal dac. this allows the avo level to be matched to the input range of an external adc. 1.5 serial interface the serial interface allows an external controller to set certain parameters and to determine the vv6801s current state. this is done through the control register, which is loaded from din and examined at dout. the vv6801 receives serial data as one 22-bit data word, the 20 msb of which are clocked into a shift register. the shift register contents can then be latched into the control register. cd24082b.fm 09/09/98: preliminary 6 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 2. architectural details 2.1 sensor array the vv6801 image sensor comprises an array of 1306 (vertical, lines) by 1028 (horizontal) active photodiode cells feeding into a row of column source followers at the top of the pixel array. these columns are then in turn multiplexed on to four output channels, and finally onto the avo output. exposure, that is pixel integration time, is controlled by a reset vertical shift register with pixel readout controlled by the read vertical and horizontal shift registers. the first (bottom) 6 lines of the array are black reference lines, followed by 8 colour characterisation lines, 2 dummy lines, 1280 valid video lines, 2 further dummy lines, then 8 further colour characterisation lines at the top of the array. the outer two columns on the left and right sides of the pixel array are also internal references, and not read out. thus the usable image area of the 1306 x 1028 array is 1280 x 1024 pixels. normal readout (i.e. full resolution live video or still image capture, horizontal and vertical cine modes not enabled) commences with the even pixels in line 0 (green1), followed by odd pixels in line 0 (red), then even pixels in line 1 (blue), followed by odd pixels in line 1 (green2). figure 2.1 : sensor array architecture 5 - b i t d a c o/p f i , f r p r o p a g a t i o n t h r o u g h 1 3 0 6 l i n e s line scan through 1028 pixels r e a d v e r t i c a l s h i f t r e g i s t e r - r o w s e l e c t r e s e t v e r t i c a l s h i f t r e g i s t e r column amplifiers & sample/hold horizontal shift register - column select stage o u t p u t b u f f e r s first pixel to be black reference 8x8 pixels top avo avoref line scan f r a m e s c a n 0-even 1-even 2-even s e r i a l d a t a 0-odd 1-odd 0 2 4 (green1) 1 3 5 (red) first line } second line } g2 g1 r bayer colourisation b valid pixels: 1280 x 1024 dummy lines (2) colour characterisation lines (8) black reference lines (6) i n t e r n a l r e f e r e n c e c o l u m n s ( 2 ) i n t e r n a l r e f e r e n c e c o l u m n s ( 2 ) dummy lines (2) colour characterisation lines (8) 0 2 4 (blue) 1 3 5 (green2) read out is green
cd24082b.fm 09/09/98: preliminary 7 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 2.2 reset and read vertical shift registers the resetting and reading of pixels is performed on a line by line basis, that is a row of column amplifiers reads a whole line of pixel voltages in parallel. the reset/integrate/read cycle for a line of pixels is controlled by the reset vertical and read vertical shift registers (vsrs). the length of the frame integrate pulse, fi, propagating along the reset vertical shift register sets the pixel integration time. fi going high at a point along the vsr releases that line of pixels from reset, starting the integration period. the two-line frame read pulse, fr, which comes at the end of the integrate period, starts the field readout, which proceeds from bottom to top. as fr propagates along the read vertical shift register, it controls which line is to be read. for exposure control by means of a shutter mechanism, fi should be held high throughout the frame integrate/read cycle. the vertical shift registers are clocked by the line clock pulse, lck. within a frame, first an even line, then an odd line is read. this is controlled by the even clock, which must be half the lck fr equency and change two pcks before ls (line start) rises. a pair of lines may be skipped over (for example as in horizontal cine modesee section 2.3), by inserting two lck pulses and one even pulse between line readout sequences. . figure 2.2 : relative timing for single frame integration and readout note: if fr does not rise with the rising edge of even, that is if even is high during the sec ond line period of the fr pulse, the avo-valid line readout sequence is offset by one line. further control of the vsrs is effected by: vclrb (clear reset and read); vsetb (preset reset to ones); cdsr (reset row, but do not advance vsrs). the pxrd input to the read vsr enables a line of pixels to be read out. (see section 5. and section 7.5 for more details.) the first six lines in the array are black reference lines. the reset/integrate cycle for these lines is controlled by a third shift register, defined by bits cr[4] and cr[3] in the control register (see section 6.). this shift register can either hold the black reference lines in permanent reset, allow minimum exposure or have the same integration time (exposure) as the rest of the array. the readout sequence, initiated by fr going high, is therefore: six black lines followed by eight colour characterisation lines, 2 dummy line, 1280 valid video lines, 2 further dummy lines, eight further colour characterisation lines. with any of the three vertical cine modes enabled, the six black reference lines are always read out, but the rest of the array is subsampled (subsampling commences with the colour characterisation lines at the bottom of the array), e.g. with vertical cine enabled to carry out 1 / 2 subsampling (see section 5.4.2), this becomes: six black lines, four colour characterisation lines, 2 dummy lines, 640 valid video lines, and a further four colour characterisation lines. note : vertical cine mode is a new feature on the vv6801. on the vv6850/5850, this feature is not available, therefore line skipping timing schemes would be required to achieve the same vertical subsampling effect as vertical cine mode provides on the vv6801/5801. see section 5.4.2 and section 6.5. lck fi fr even avo valid video line black ref line avo not valid 1306 lines exposure cd24082b.fm 09/09/98: preliminary 8 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 2.3 horizontal shift register the horizontal shift register is clocked by the pixel clock, pck. columns are read out, from left to right, by the line start pulse, ls, propagating along the horizontal shift register. the ls pulse must be four pck periods long, with the first valid pixel being sampled after the falling edge (see section 7. for exact relationship). to avoid bandwidth limitations within the output stage causing cross talk problems between the colours in a colour pixelated sensor, the horizontal shift register either reads out the odd or the even columns, under control of the ec signal. in order to read valid pixel data, the pixel read input to the read vsr, pxrd, must be pulsed high, as shown in figure 2.3. when reading out either the even columns (ec=1) or the odd columns (ec=0) it is the central 512 pixels of the 514 pixels read out that are valid. in horizontal cine mode (selected with bit cr[3] in the control register), every second pixel within a row is read out; of the 258 pixels read out for either ec=1 or ec=0, the central 256 pixels are valid. to preserve the correct aspect ratio, vertical cine mode can be enabled to skip every second line pair, as shown in figure 2.4. note : horizontal cine mode on vv6801/5801 performs the same function as cine mode on the vv6850/ 5850. figure 2.3 : relative line readout timing (full resolution) figure 2.4 : relative line readout timing (horizontal cine mode and 1 / 2 vertical cine mode enabled) the hclrb input (active low) clears the hsr to all zeros. hclrb can also be used, for example, to prematurely end a line scan, perhaps when only part of the image is required. note : the power-on reset signal, rstb, can be used to drive hclrb (and vclrb for the vertical shift registers) at power up. pxrd lck ls ec even even line odd line avo even pixels odd pixels even pixels odd pixels pxrd lck ls ec even even line (0) odd line (1) even line (4) avo even odd even odd even odd odd line (5) sensor timing skips two lines
cd24082b.fm 09/09/98: preliminary 9 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 2.4 pixel readout architecture figure 2.5 : pixel readout schematic 2.5 video output the four-pck long ls pulse initiates output of a line of video, with the first valid pixel being sampled after ls bit-line, vx[m] pixel array avo pck reset[n] horizontal shift register d pix bitline test/clamp circuitry hclrb vrt read[n] cr[0] vbltw cr[1] c pix cs[m] ls cs[401:0] output channel 0 output channel 1 output stage cso[401:0] cse[401:0] ec colsam output channel 2 output channel 3 ec vrt samref line reference avoref output channel clamp selref clamp hcine vrt read[m] read vertical shift register reset vertical shift register fr fi lck vsetb vclrb pxrd even vbloom cdsr sample/hold source follower column[m] sample/hold circuit pixel[m,n] cd24082b.fm 09/09/98: preliminary 10 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry falls, and subsequent pixels appearing at avo as ls propagates along the horizontal shift register. the avo output for each pixel should then be sampled as close to the end of the pck cycle as possible to allow maximum settling time. figure 2.6 : pixel level sampling 2.6 the video output chain at the top of each column of the array is a sample and hold stage (controlled by colsam), which drives the output stage. the purpose of the sample & hold is to ensure that all the pixels in a line have the same exposure, as the outputs of a row of pixels are sampled at the same instant. if colsam is not used then each pixel will carry on integrating until it is read out. therefore, since all pixels within a line are released from reset at the same time, each pixel will have a different integration time, and hence exposure value. the columns are read out via four output channels. each channel is multiplexed onto the avo pin via an ac coupling stage to restore the dc content. the avoref pin provides a pseudo-differential output, obtained from an internal black reference. (the pseudo-differential output stage cancels out leakage across the coupling capacitors since both output channels experience the same rate of decay.) note : the video at avo is inverted, that is black is higher than white. 2.7 avo reference the dc content of the output stage is set by using the selref signal to simultaneously put the internal reference on the avo and avoref output channels, and then the clamp signal to charge the amplifier side of the coupling stages to vcl1 and vcl2 respectively. the integrated 5-bit dac, controlled by control register bits cr[15..11], can be used to adjust one or other of these clamping voltages. the clamp signal must fall before selref falls. the ac coupling capacitors must be refreshed at least once every still image capture sequence, or every frame of a live video. ls pck avo avo output has settled pck [r] changes pixel pck [r] samples ls first valid pixel after ls is sampled on avo ? pck max. @ 5mhz
cd24082b.fm 09/09/98: preliminary 11 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry figure 2.7 : analogue output circuit the sensors internal black reference, which drives the avoref output path, is derived from a separate 8 by 8 array of pixels connected in parallel. the input voltage to all pixels in the 8 by 8 array is vrt, that is the pixels are in reset. a sample & hold stage controlled by samref allows the vrt voltage driving the black reference pixels to be sampled, freezing the black reference value. normally the black level reference should be updated between every still image capture sequence or between every frame in live video mode. under very high illumination, however, the black reference should be sampled between every line in live video mode. the internal black reference can be sampled at the beginning of a frame using samref. it can also be observed line by line by asserting selref (without clamp) in the dead period between reading rows of pixels out onto avo. 2.8 the 5-bit dac the internal five bit resistive ladder dac is energised by a bias generator that is set by the internal bandgap voltage reference, vbg, and the external 12k resistor connected from rset to agnd. the vdac output of the dac, which can be used to set either vcl1 or vcl2, is adjusted by bits 11 to 15 of the control register/ avo selref white black peak clamp avo vcl2 vcl1 clamp avoref vrt 8x8 pixels samref pixel array + columns black reference selref 2:1 cd24082b.fm 09/09/98: preliminary 12 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry serial interface. figure 2.8 : 5 bit dac note : the vbg pin is a high impedance output, and can be over-ridden within the vcl input limits. 2.9 black reference lines there are six lines at the bottom of the pixel array that are covered with opaque masking. these black reference lines have their own reset shift register. a four to one multiplexer, controlled by control register bits cr[4] and cr[3], selects the input to this shift register (fbck), and hence the operating mode. the four modes of operation are: 1. permanent reset - by setting fbck low, the black lines are permanently reset to vrt. 2. minimum integration - fbck follows the field read pulse, fr; the black reference lines are held in min- imum exposure. 3. integration - fbck follows the field read pulse, fi; the black reference lines therefore have the same parameter definition value comment vdactop 208/122 * vbg 2.08v vdacbot 176/122 * vbg 1.76v vdac3/4 199/122 * vbg 1.99v vdac cr[15..11] * (32/122 * vbg) - zdac vdac output impedance 21k ohms 25% table 2.1 : 5-bit dac parameters 32 a n a l o g u e vdac cr[15..11] r e s i s t i v e l a d d e r , 3 2 r agnd vdacbot vdactop vdac3/4 176r avcc i = vbg/122r r ~ 100 ohms 12k vbg m u x ( 3 2 : 1 ) bias generator rset 5-bit dac
cd24082b.fm 09/09/98: preliminary 13 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry exposure time as the array. 4. permanent integration; the reference lines continue to integrate until reset as in 1. 2.9.1 permanent reset this is the most stable as it does not depend on either the quality of the black shield above the black pixels or any light incident on the pixels. however it is also the least accurate as it does not allow for dark current or the breakthrough of the falling edge of the pixel reset signal onto the pixel capacitance. the resulting reference value will be blacker than black due to the above errors. 2.9.2 minimum integration this is more accurate than permanent reset, as the effect of the pixel reset signal breakthrough is included, but the effect of total dark current is not included since the black reference pixels are not integrating for the same time as the image section of the pixel array. the reference is, also, now sensitive to the effects of light reaching the black line pixels. 2.9.3 integration this includes the effect of dark current since the black reference pixels are integrating for the same time as the image section of the pixel array. the validity of the reference is, however, now even more sensitive to the effects of light reaching the pixel. 2.9.4 permanent integration this, in combination with permanent reset, allows the exposure time for the black reference lines to be controlled independently of the exposure of the rest of the image. note: for best results, it is recommended that the average of the four central lines of the black reference line group is used to characterise black for the frame. cd24082b.fm 09/09/98: preliminary 14 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 3. exposure control exposure control is achieved either electronically by varying the fi pulse duration, or directly by means of a shutter arrangement (mechanical, electro-mechanical, electro-optical, and so on). the correct exposure level for any scene can be assessed by processing a trial exposure of the scene, or by utilising the accumulate or parallel integration operating mode. see section 5. for a full description of exposure control.
cd24082b.fm 09/09/98: preliminary 15 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 4. removing noise there are many possible ways achieve fpn cancellation in order to produce the highest quality stills images from the vv6801 sensor. the exact method chosen will depend on the intended use of the imager system, and the ancillary devices available in the system, such as the frame buffer and mechanical shutter typical of a digital stills camera. a number of schemes are discussed. in order to obtain high quality, low noise images from the vv6801 sensor pixel to pixel offset variations, or fixed pattern noise (fpn), must be removed. this can be done by reading the image array more than once, for example reading in the dark to establish a reference for each pixel, then reading the exposed array to collect image plus offset data, then subtracting to remove the offsets. to obtain the lowest noise operation the random pixel reset noise must also be removed. 4.1 sources of fixed pattern noise the major sources of fixed pattern noise in the sensor that can be cancelled are: ? transistor threshold offsets ? dark current each of the above can be effectively cancelled to a much lower residual random noise level by using the techniques described below. the residual noise sources in the sensor, such as flicker noise, dark current shot noise, thermal noise and adc quantisation noise, that cannot be cancelled, or are a function of the cancellation techniques, define the overall camera noise performance. 4.2 methods of removing fixed pattern noise 4.2.1 transistor threshold offsets each pixel amplifier, each column source follower and each output channel multiplexer, has a unique offset caused by process variations in the threshold voltage of the transistors. this offset is independent of exposure, and will be relatively stable with respect to temperature and operating conditions.to remove transistor threshold fpn, the vv6801 is used in conjunction with an adc and either a frame buffer or a line buffer: ? pixel offset removal frame by frame with a shutter: a frame buffer is used to obtain the pixel to pixel dc offsets for the whole image. the offsets are obtained by capturing a dark (fpn) frame with the shutter closed, and an image frame with the shutter open. the clean image data can then be extracted by subtraction. (this technique can only be used with a physical shutter, and with at least one extra dark frame acquisition period.) ? pixel offset removal frame by frame with a reference frame: a non-volatile frame buffer is used to obtain the pixel to pixel dc offsets for the whole image at camera build. these offsets are then subtracted from the exposed image as it is read to obtain the clean image data. (this technique gives the fastest frame acquisition time at the expense of accuracy.) ? pixel offset removal line by line: a line of pixel information is read and stored in a line buffer. the line is then reset to black using the cdsr signal, before being re-read to obtain the pixel to pixel dc offsets for that line. as the line is re-read the offset data for each pixel is subtracted from the value stored in the line buffer, the result being the image data. (the colsam signal must be used to ensure that samples in the same line have the same integration period.) with line by line offset removal the time for reading out a complete frame is doubled, since each line has to be read twice. it is also not possible to remove pixel reset noise or dark current, thus there is a trade off between the frame readout rate and image quality, and the amount of memory required. full frame offset removal can be achieved in many ways, depending on what ancillary devices are available in the camera system, and constraints such as image quality required and acceptable minimum frame readout rate. 4.2.2 dark current the dark current in a pixel photodiode is the inherent leakage that discharges the integrating capacitance in the same way as incident light. hence, dark current fpn builds up on the array whenever the array is cd24082b.fm 09/09/98: preliminary 16 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry released from reset, that is when fi is high. this means that the amount of dark signal depends on exposure time, and varies from pixel to pixel. the same degree of dark current charge build-up occurs in the array whether or not the array is exposed to light. therefore, if the array is allowed to integrate (fi high) with no incident light for the same length of time as for the image exposure, the dark current element of the exposed image data can be ascertained and removed from the image data by subtraction, leaving behind the dark current shot noise. since dark current also depends on temperature the dark frame should be taken close in time to the image frame, in order to avoid ambient temperature variations. 4.2.3 reset noise cancellation one random noise source that can be cancelled is reset noise (or ktc noise), which is due to the switching of the photodiode capacitance when the pixel is released from reset. this is present in all subsequent reads of the array (without reset) to the same extent. these can therefore be extracted by reading the array immediately after reset (when fi goes high) and subtracting the value obtained from the exposed array data. this operation also cancels pixel threshold offsets. to achieve reset noise cancellation, fr should be taken high for two lck periods when fi goes high, and 1306 lines read before the array is exposed to the required image. the pixel data from this pass of fr through the vsrs must be stored in a frame buffer, and subtracted from the exposed image data. the exposed image is obtained when fr is pulsed high again, coincident with the last two lck periods of fi being high after the exposure period. it is not possible to describe all of the many operating schemes that can be devised for image capture and fpn reduction. the basic recommended modes for camera operation are described in section 5., with detailed timing requirements in section 7.
cd24082b.fm 09/09/98: preliminary 17 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 5. operating modes there are six main operating modes for the sensor: 1. still image capture with a frame buffer 2. correlated double sampling (line by line fpn cancellation) 3. live-video mode 4. subsampled mode (horizontal and vertical cine modes) 5. parallel integration 6. accumulate these are explained in the following sections, together with detailed timing requirements for the various control signals necessary to operate the sensor. an additional suggested mode of operation (multiple dark current periods) is explained in section 5.7. 5.1 still image capture with a frame buffer this is the recommended operational mode for high quality still image capture in camera systems where there is an electro-mechanical shutter in front of the sensor and a frame buffer for temporary image storage. fpn cancellation is central to this mode of operation, and is described in detail. other operational schemes that may be devised can include all or some of the techniques employed in this example, but the elements are essentially the same. (see section 5.7 for a discussion of variations to this fpn cancellation scheme.) note : for the simplest possible image capture mode, with no fpn cancellation, see the description of the vertical shift registers above. the basic still image capture cycle starts with the shutter closed. the array is released from reset by taking the input to the reset vertical shift registers, fi, high. the system controlling the camera must then wait for 1306 lines to allow this integrate wavefront to propagate through the shift register, before opening the shutter. when fi goes high fr should also be pulsed high for 2 lines to initiate the read sequence. reading each pixel as soon as it is released from reset yields a reset image which contains both the fixed pattern noise component for each pixel and the random reset noise due to that particular reset operation. this image should be stored in a frame buffer. when the shutter has closed after exposure fr must be pulsed high again for 2 lines to re-read the array and obtain the exposed image data. again, it will take 1306 lines to read all of the array pixels. fi should fall when fr falls, to return the active pixel array into reset. as the image frame is read out the appropriate pixel reset value, as stored in the frame buffer, is subtracted from the current pixel value and the result written to the frame store. this removes both pixel reset noise and pixel to pixel dc offsets from the image. figure 5.1 : relative timing of still image capture with frame buffer note : see section 7. for exact relationships. due to the length of time taken to read out an image (200 ms, assuming a 5 mhz clock rate), the dark current in each pixel is a significant part of the image data. to remove the fixed pattern noise injected by the dark current a dark image must be captured with the same integration time as the exposed image but with the shutter closed. subtracting the dark image from the exposed image removes the dark current fixed pattern lck fi 1306 lines fr even avo t 1 =exposure integrate=t 1 1306 lines 1306 lines 1306 lines image frame dark current frame valid video line black ref line avo not valid shutter cd24082b.fm 09/09/98: preliminary 18 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry noise, leaving a clean image. this process can be summarised as follows: 1. with the shutter closed, release the sensor from reset and immediately read a frame into the buffer memory; this captures the array threshold fpn and reset noise (v reset ) 2. after 1306 line periods, open the shutter and expose the sensor to the required scene (the exposure time can be determined by parallel integration or accumulate see below) 3. close the shutter and immediately read the array; as each pixel is read, subtract the value for that posi- tion stored in the frame buffer, and overwrite that pixel location with the difference the memory now contains the image plus dark current fpn (v im + v dark ) 4. after the 1306 line periods of the second read, repeat the image capture cycle, but do not open the shutter; this time, load a second frame buffer with first the v reset value and then the v dark value (after subtraction) 5. after the second integration period, subtract the v dark value for each pixel that is stored in the second frame buffer from the (v im + v dark ) value for that position stored in the first frame buffer and overwrite that pixel location with the result. the frame buffer now contains the corrected image values, which can be processed for colour and so on, then transferred to permanent image storage memory. the pixel voltages for this method are illustrated schematically below: figure 5.2 : pixel voltages during still image capture with frame buffer note : since the integrate wavefront must propagate through the vsr, the point at which the open shutter exposure occurs will vary progressively from line to line of the array from close to read2 on the bottom line to close to read1 at the top. 5.2 correlated double sampling (line by line) this is an alternative fpn cancellation mode for camera systems where there is only a line buffer available for temporary image capture, and not necessarily a mechanical shutter in front of the sensor. the method outlined below, using the cdsr signal, relates to a still image capture in a shuttered camera system, but the same principle could also be applied to exposure control with the fi pulse duration in still frame and live reset[n] read[n] v pix vrt v black v white v reset read 2 read 4 v dark1 v im v dark1 shutter exposure not to scale v dark2 v dark2 + + image read 1 read 3 v dark = v dark1 + v dark2
cd24082b.fm 09/09/98: preliminary 19 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry video modes. note : this method does not cancel dark current fpn, and as the pixel is reset twice, has two lots of reset noise sources. the array is released from reset by taking the input to the reset vertical shift registers, fi, high. the system controlling the camera must then wait for 1306 lines to allow this integrate wavefront to propagate through the shift register, before opening the shutter (or further extending the fi pulse). after the sensor has been exposed for the appropriate time, fr must be pulsed high for 2 lines to read the pixel array and obtain the exposed image data, which is loaded into the line buffer line by line. when a line of 1028 pixels of image data has been read, the cdsr signal is pulsed high to reset the line of pixels to black (without advancing the hsr). colsam is then pulsed to resample the row, and as each pixel is read out this black offset value is subtracted from the value stored in the line buffer and the result passed on as corrected image data. note : during the 1280-line image data readout, lck and even must be at least twice their minimum periods (with maximum pck rate of 5.0mhz), to allow for the second line read. figure 5.3 : relative timing for correlated double sampling (cds) (see section 7.5 for the exact relationships, and also how cdsr, colsam and pxrd should inter- act.) 5.3 live-video mode in the live video mode the effect is similar to a conventional video camera, with a frame readout rate of just under five frames/second (with a 5 mhz pixel clock) at full resolution. this could be used, for example, to provide a moving viewfinder display for a stills camera, however for achieving faster frame readout rates, see section 5.4. in live-video mode the exposure level for a frame is controlled electronically by varying the high duration of the fi waveform. the high duration of fi can be varied from 2 lines (minimum exposure) in multiples of 2 lines up to 1306 lines (maximum exposure). the falling edge of fi is fixed within the frame, therefore it is the leading edge of fi that must be moved to vary exposure. the field read pulse, fr, must be set high for the 2 lines preceding the falling edge of fi; this means that the fr waveform is identical to the fi waveform for minimum exposure. the necessary signal relationships are lck fi 1306 lines fr even avo exposure 1306 lines read image black ref line avo not valid read black offset cdsr read image & offsets colsam cd24082b.fm 09/09/98: preliminary 20 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry illustrated below: figure 5.4 : relative timing of live video mode if a frame buffer is being used to store the pixel to pixel dc offsets the first image captured on entering live- video mode should have minimum exposure to obtain and store pixel offset data. however, if the offset data already exists in memory this step is not required. 5.4 cine modes cine mode is similar to live video mode, since it continuously integrates and reads the array, but achieves higher frame readout rates by subsampling the image both vertically and horizontally. both horizontal and vertical subsampling can be enabled in sensor timing. 5.4.1 horizontal cine mode selecting horizontal cine mode via the serial data control register (cr[2]) subsamples the pixels in a line, reading out only every other pixel pair. (see section 2.3 for details.) horizontal cine mode enables higher frame readout rates to be achieved, particularly when used in conjunction with vertical cine mode. for high frame readout rates, it is also best to read a dark frame into memory and subtract the fixed pattern noise as the array is read in order to reduce the frame overhead of either line-rate cds or the shuttered frame-rate cancellation schemes. 5.4.2 vertical cine mode this feature simplifies the timing requirements for vertical subsampling by removing the requirement to skip lines through timing generation (which was necessary with the vv6850/5850). 3 hardwired subsampling modes are available: cr[18:17] vertical subsampling effect final viewfinder resolution max. frame readout rate @10mhz pck 00 none none 1280 x 1024 (horizontal cine mode disabled) 6.24/sec 01 1/2 skip every 2nd line pair 640 x 512 (with horizontal cine mode) 21/sec 10 1/4 skip 3 line pairs in every 4 320 x 256 (with horizontal cine mode and external pixel subsampling) 42/sec lck fi 1306 lines (1 frame) fr even avo exposure exposure read pixel offsets live-video frames valid video line black ref line 1306 lines (1 frame) 1306 lines (1 frame) exposure
cd24082b.fm 09/09/98: preliminary 21 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry when 1/2 vertical subsampling is used in conjunction with horizontal cine mode, a viewfinder image of 640 x 512 pixels will be produced with the correct aspect ratio. when 1/4 or 1/8 vertical subsampling is used, an incorrect aspect ratio will be read out from the sensor, since horizontal cine mode only permits 1/2 subsampling, however pixel pairs can be skipped in software/post processing to regain the correct aspect ratio. although additional external horizontal subsampling is still required to regain the correct aspect ratio for a 1/ 4 or 1/8 subsampled viewfinder, enabling horizontal cine mode is still advantageous, since it will speed up sensor readout: one line period will require 740 pck cycles rather than 1252 (see section 7.5.2). note : line skipping schemes other than the those available may be desirable for certain applications where the vertical subsampling ratio is a non integer power of two (e.g. 1/3 vertical subsampling). in these cases, line skipping can be generated in external timing, as would be required when vertically subsampling the vv6850/5850, where no vertical cine mode is available. 5.5 parallel integration in this mode all of the pixels in the array are released from reset at the same time. this is achieved using the vclrb and vsetb signals for the vertical shift registers. ( vsetb only effects the reset shift register). this can be used to give a quick but crude estimate of correct exposure by, for example, counting lines until a line is reached where all pixels in the line are saturated, then setting exposure to, say, 50% of the integration time taken to reach that line. the sequence of operations is as follows: 1. pulse vclrb low to reset the read and reset vertical shift registers to all zeros; this forces all pixels into reset 2. pulse vsetb low, this loads the reset shift register with all ones, which starts all of the pixels integrat- ing. 3. then fr should be pulsed high for 2 lines to start the array readout. figure 5.5 : relative timing for parallel integration mode note: vclrb and vsetb must never be taken low at the same time. since all pixels start to integrate at the same time and readout is sequential (line by line), each line of pixels represents a different exposure value. if the fr pulse occurs on the next video line after vsetb goes high 11 1/8 skip 7 line pairs in every 8 160 x 128 (with horizontal cine mode and external pixel subsampling) 84/sec cr[18:17] vertical subsampling effect final viewfinder resolution max. frame readout rate @10mhz pck table 5.1 : vertical cine mode valid video line black ref line avo not valid lck fi fr even avo vsetb vclrb cd24082b.fm 09/09/98: preliminary 22 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry then the first valid video line readout will have been exposed for 6 lines (the black reference lines), and the last line of valid video will have been exposed for 1306 lines. 5.6 accumulate in accumulate mode the pixel array is repeatedly re-read without resetting the pixels. this mode is intended for exposure monitoring in conjunction with a flash when light levels are low, and more than one frame time is required to obtain sufficient integration. the array is released from reset by taking fi high. at the same time fr is pulsed high for 2 lines to read out the pixel reset values. then at the required intervals (of not less than 1306 line periods) fr is pulsed high for 2 lines to re-read the array. while the array is being repeatedly re-read fi must stay high. effectively, the successive reads of the array are monitoring the rate of charge accumulation in the pixels. when sufficient integration has occurred to produce, say 50% average saturation, reading can be terminated. the number of frames of exposure required to achieve this can then be used to calculate the flash energy required to correctly expose the scene. on the falling edge of fr for the final array read, fi should go low, to return the pixel array into reset. figure 5.6 : relative timing for accumulate mode 5.7 multiple dark current periods this is a suggested modification to the noise cancellation sequence described in section 5.1, to suit particular application requirements, by extending the post image exposure dark image capture period to some integral multiple of the image exposure period, in order to obtain a more accurate assessment of the dark current fpn: 1. with the shutter closed, release the sensor from reset and immediately read a frame into buffer a memory; this captures the array threshold fpn and reset noise (v reset ) 2. open the shutter and expose the sensor to the required scene 3. close the shutter and immediately read the array; as each pixel is read, subtract the value for that posi- tion stored in the frame buffer to obtain the image plus dark current fpn (v im +v dark1 ) value; store this value in second frame buffer, b 4. after a further (say) four frame periods, read the array again; as each pixel is read, subtract the reset value for that position as stored in the a frame buffer, and overwrite the position, leaving the v im + v dark1 + v dark2 value in the buffer 5. for each pixel, subtract the value in b from that in a to give v dark2 dark current value, which is equiv- alent to four times the v dark1 value 6. divide the v dark2 values in a by 4, then subtract them from the (v im + v dark1 ) values in b and store the result, which is the v im image data the frame buffer now contains the corrected image values, which can be transferred to image storage valid video line black ref line avo not valid lck fi 1306 lines fr even avo 1306 lines 1306 lines
cd24082b.fm 09/09/98: preliminary 23 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry memory. this scheme is illustrated below: figure 5.7 : multiple dark frame periods explanation reset[n] read[n] v pix vrt v black v white read 1 v reset read 2 read 3 v dark1 v im v dark2 shutter exposure not to scale cd24082b.fm 09/09/98: preliminary 24 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 6. the control register & serial communication the vv6801 includes a full duplex serial interface, and can be controlled and configured by a host processor. data describing the current configuration of the camera is stored in a 20-bit control register. this register can be read from the camera on the serial interface, and can also be written to from the serial interface to change camera operation. 6.1 general description when a 22-bit serial interface data word arrives at the camera on din, the first 20 (msb) bits are loaded into a shift register, and the last two bits (r/w) are examined to ascertain if a read operation or a write operation is required. if a write is required (r/w = 00) the contents of the input shift register are transferred to the control register. otherwise, the current contents of the control register is output on dout. (note: in test mode, that is with cr[7..5]>0, certain other signals are monitored by dout and cr[19..0] is not transmitted.) the signals used to effect the serial data interface are: ? dinserial data in; din is sampled on the rising edge of dck ? doutserial data output ? dckserial data clock ? dlatserial data latch; transfers the input data word to the control register (for write), and initiates control register output on dout (for cr[7..5]=0) figure 6.1 : control register block diagram 6.2 serial communication protocol the host must perform the role of a communications master, while the camera acts as a slave receiver and transmitter. communication from host to camera takes the form of a 22-bit data word, with a 20-bit data word returned to the host. since the serial clock (dck, maximum frequency 100khz,) is generated by the host, the host determines the data transfer rate. the host sends the 20 bit control word, most significant bit first, then either holds din high for two clock cycles, to indicate a read, or holds din low for two clock cycles, to indicate a write. the host also takes dlat high for one clock cycle, corresponding to the last bit of the r/w pair. this defines the end of the transfer and latches the data word to the control register, if required (r/w=00). dlat also (on the next rising edge of dck) transfers the contents of the control register to the shift register, which is then output to dout if cr[7..5] = 0. the data transfer protocol is illustrated below: 20-bit shift register control register cr[19..0] din dck dlat dout r/w 20 cr[19..0] 20 20 3 cr[7:5] 8 to 1 multiplexer &
cd24082b.fm 09/09/98: preliminary 25 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry figure 6.2 : serial data transfer protocol 6.3 the serial data word figure 6.3 : read data format the 22-bit serial data word consists of the two-bit wide r/w flag, and the 20 bits of control register data (cr[0..19]. 6.4 register description the following tables defines the cr information contained in the messages: cr bit function/comment default 0 bit-line test enable 0 1 bit-line clamp enable 1 2 select horizontal cine mode: only every second pixel pair is out- put - i.e. every second pixel from each colour channel. 0 4,3 controls the integration mode for black reference lines 0 7..5 selects the node that dout is monitoring 0 8 enables the sample & hold circuits on the four output channels 0 dlat dck din dout* cr[19] * only valid when cr[7:5] = 000 (default) din dout* control register read timings: control register write timings: cr[18] cr[0] cr[1] cr[19] cr[18] cr[0] cr[1] 20 dck cycles 20 dck cycles cr[19] cr[18] cr[0] cr[1] dlat dck cr[2] cr[17] 20 dck cycles d[4] read = 11 d[3] d[2] d[1] d[0] swcp swcp rsh ocle hcine ble cle r / w bm[0] bm[1] os[0] os[1] os[2] cr[19] cr[0] cr[9] cr[8] the 22-bit serial data word (msb first) vcine[0] vcine[1] reserved cd24082b.fm 09/09/98: preliminary 26 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 6.5 control register definitions the various bits in the control register define operating modes and parameters as follows: 6.5.1 cr[0] - bit-line test enable enables testing of the pixel column interconnections. this bit should always be 0. 6.5.2 cr[1] - bit-line clamp enable the default is the bit-line clamp enabled, cr[1] = 1, which ensures that if a bit-line goes too low due to a pixel being heavily over-exposed, the bit-line is clamped to vbltw-vtn. note: due to internal variations, the absolute clamp voltage will vary from column to column. thus, care must be taken to ensure that the adc value clips before the bit-line clamp circuits operate otherwise column to column fixed pattern noise will appear in the saturated white regions of the image. 6.5.3 cr[2] - horizontal cine mode setting cr[2] = 1 forces the horizontal shift register to read out every second red, green or blue pixel in each odd and even field. in this mode 258 pixels instead of 514 pixels are read out per colour per line. (note: the buffer columns on the left and right side of the pixel array are always read out, therefore the central 256 pixels are valid for each colour channel.) cr[8] and cr[16] should also both be low for horizontal cine mode. 6.5.4 cr[4:3] - black reference line integration mode select cr[4] and cr[3] control the selection of the four possible integration modes to the black reference lines. the table below defines the code associated with each of the four modes. (see section 2.9 for details of these modes.) 6.5.5 cr[7:5] - select dout output output to the dout pin is multiplexed under the control of cr[7], cr[6] and cr[5] for test purposes. all three of these bits must be set to zero for image data to be observed on dout. 9 connects the four black reference output channels together; the default is avoref cycling through the four channels 0 10 enable clamping circuitry on the four output channels 1 15..11 d[4..0] - 5-bit resistive dac value; d[4] is msb 16 16 switch in the output stage sample&hold capacitors 0 18..17 vertical cine mode select - subsample vertically 0 19 reserved 0 cr[4] cr[3] integration mode for black reference lines 0 0 permanent reset. 0 1 minimum integration (fr) 1 0 same integration time as main array (fi) 1 1 always integrating. cr bit function/comment default
cd24082b.fm 09/09/98: preliminary 27 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 6.5.6 cr[8] - output channel sample & hold enable the sample and hold circuits in the avo and avoref output stages isolate the capacitive back injection which occurs when an output channel is multiplexed onto the ac coupling capacitor, which changes the nature of the back injection: without sample and hold (cr[8] = 0 (default)), the interaction of the back injection and the column output results in the avo overshooting slightly before settling to the desired value with sample and hold enabled (cr[8] = 1) the overshoot is eliminated, but the current pixel value will contain a very small contribution from the previous pixel value read out on avo note: cr[16] allows the output channel sample /hold capacitor to be isolated from the signal path. 6.5.7 cr[9] - common up the black reference channels there are two options for operating the four black reference output channels: 1. cr[9]=0 : operate with the avoref cycling between each of the four black output channels. avoref will follow the shape of avo as the ac coupling capacitor is cycling in the same way within both output stages. any mismatch between the black reference output channels will appear as a four-cycle pattern on avoref. 2. cr[9]=1 : parallel up the operation of the black output channels. avoref represents the average of the four black output channels. 6.5.8 cr[10] - output channel clamp enable setting cr[10] = 1 (default) clamps the four output channels that are multiplexed onto avo to prevent them going beyond the designed operating voltage range. this ensures that each output channel always has enough time to recover from being inactive before outputing pixel data. 6.5.9 cr[15:11] - 5-bit resistive dac data value (d[5:0]) data for the internal 5-bit resistive ladder dac (default = 16). cr[15] is the msb. see section 2.8. 6.5.10cr[16] - switch in output stage sample/hold capacitors setting cr[16] high isolates the output channel sample/hold capacitors from the signal path. by isolating these capacitors the output channels settle to the desired value in a shorter time. note: cr[16] should only be set high when the output channel sample/holds are disabled. the primary use of this function is in cine mode. in this mode only two of the four output channels are in use. as the two output channels have only half the time to settle, compared with the normal readout sequence, cr[16] should be set high to improve settling of the output channels. 6.5.11cr[18:17] - vertical cine modes 3 hardwired subsampling modes are available. this simplifies the timing requirements for vertical subsampling by removing the requirement to skip lines through timing generation. see also section 5.4 cr[18:17] vertical subsampling effect 00 none none 01 1/2 skip every 2nd line pair 10 1/4 skip 3 line pairs in every 4 11 1/8 skip 7 line pairs in every 8 table 6.1 : vertical cine mode cd24082b.fm 09/09/98: preliminary 28 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 7. detailed operational timing the following section describes in detail the recommended timing for the primary operating modes. there are many possible timing schemes, with more flexible setup and holds, but the recommended timings are safe. specifically, timing diagrams and tables are given for: ? normal array read ? correlated double sampling (line by line) note : the timings in section 7.1 to section 7.5 have been expressed for a 5mhz pck. the symbols [t],[r],[f],[h],[l] signify transitional edge, rising edge, falling edge, high level and low level respectively. 7.1 system clocks line and pixel timing is done in pcks, and all signals should change on the falling edge of pck. 7.2 line start to pck timing the relative timing of the line start pulse, ls, and the pixel clock, pck, is extremely important for correct sensor operation. ls must be set up at least 20ns after the rising edge of pck, no later than (pck period)/ 4 after the rising edge of pck, and must be held for four pck cycles. this is illustrated below: figure 7.1 : line start to pck timing 7.3 initial power up timing on powering up the array should be reset by vclrb and hclrb, to help the settling of the internal references. an internal power-on-reset circuit generates rstb, which can be used to reset the sensor. the references vrt and vbg must be stable before the first frame; this will be a function of the decoupling. the internal reference and ac coupling stages should be put into sample mode by making selref, samref, and clamp high. to ensure that the array is inactive until the first frame on power up fi, fr, ls, pck, lck and even should min typ max units pck period 100 200 - ns pck duty cycle 40 - 60 % line period 1252 (for full line readout) 1252 - pcks line period (hcine mode) 740 (for full subsampled line readout) 740 - pcks table 7.1 : system clocks. ls pck pck [r] changes pixel on avo min: 20ns max: (pck period)/4
cd24082b.fm 09/09/98: preliminary 29 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry all be low. figure 7.2 : startup timing sequence note: serial data can only be sent after rstb rises. 7.4 inter-frame timing when a frame is to be taken, the first task is to sample the reference with samref. this signal should be held high until the first line, which should be for at least 100us. if possible, samref should be held high between acquisition of still frames. in order to also ensure that the ac coupling stages do not drift, selref and clamp should also be held high. figure 7.3 : inter frame timings event timing min typ max units power on reset trigger voltage pu1 - 2.7 - v rstb pulse width pu2-pu1 100 - - us settling time pu4-pu3 10 - - ms table 7.2 : recommended start-up timing. vdd fr/fi/ls hclrb/ vrt other references vbg vclrb rstb 4.5v 2.7v pu0 pu1 pu2 pu3 pu4 (rstb should be used to drive hclrb and vclrb to reset the sensor) selref/ samref/ power-up first frame clamp f0 samref clamp selref f1 f2 f3 f4 frame valid pixels cd24082b.fm 09/09/98: preliminary 30 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 7.5 line read-out timing the following diagrams and tables define the relative timings of the various control signals required to read a line of pixels. not all of the signals shown will be required for all modes of operation, but where they are these timing constraints must be observed. timings for correlated double sampling (using cdsr) are given after the standard line read definitions. lck is the master clock for the vertical shift registers, for reading and resetting rows. lck is a latching signal, and latches when high (to be reset on the next pck). the even si gnal transitions must precede lck, and fi & fr must straddle lck. pxrd must be high when colsam is pulsed. ec & even are not latched, and must therefore remain high while reading valid pixels. the first line of pixel information is read out when the even and fr signals are both high. if the even signal is high during the second line period of fr pulse, the line readout sequence will be offset by one line relative to that outlined in the timing specification. this is due to the fr and fi inputs only being sampled when both lck and even are high. note : the recommended timings shown in table 7.5 to table 7.9 are preliminary and subject to change. event timing min typ max units samref period f1-f0 100 - - us clamp overlap of samref[f] f2-f1 1 us selref overlap of clamp[f} f3-f2 0.200 us table 7.3 : inter frame timings
cd24082b.fm 09/09/98: preliminary 31 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry valid video data avo reference level avo not valid table 7.4 : line timings for reading the array black level peak white 1 line l0 l2 l3 l4 l5 l6 l7 l8 l1 l9 l10 reference level even columns (514 pixels) odd columns (514 pixels) pxrd lck ls ec even selref avo avo colsam cdsr l11 l12 l13 l14 l15 l16 l19 l17 l18 clamp * l20 l21 reference level * clamp is only used if line update of ac coupling is required in hcine mode cd24082b.fm 09/09/98: preliminary 32 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 7.5.1 full resolution (live video/still image capture) modes table 7.5 : recommended line timings note : clamp is asserted only during the clamping line, in the case of frame rate clampling, or during every line, in the case of line rate clamping. note : all input signals should change on the falling edge of pck, except ls (see section 7.2). description #t pck cycles time (us) @5mhz selref [r] -start of line c0 0 0 clamp [r] (see note) c1 1 0.2 even [t] c2 0 0 lck [r] c3 4 0.8 lck [f] c4 5 1 pxrd [r] c5 34 6.8 colsam [r] c6 35 7 colsam [f] c7 204 40.8 clamp [f] c8 205 41 selref [f] c9 206 41.2 ec [r], pxrd[f] c10 207 41.4 ls [r] (even pixels) c11 208 41.6 ls [f] (even pixels) c12 212 42.4 avo valid, even pixels start c13 212.5 42.5 avo valid, even pixels end c14 726.5 145.3 ec [f] c15 728 145.6 ls [r] (odd pixels) c16 729 145.8 ls [f] (odd pixels) c17 733 146.6 avo valid, odd pixels start c18 733.5 146.7 avo valid, odd pixels end c19 1247.5 249.5 end of line c21 1251 250.2 selref [r] -start of next line 1252 250.4 setup times: line length c21-c0 1252 250.4 even[t] - lck[r] setup time c3-c2 4 0.8 lck duration c4-c3 1 0.2 lck[f] - pxrd[f] c10-c4 202 40.4 pxrd[r] - colsam[r] setup c6-c5 1 0.2 colsam duration c7-c6 169 33.8 colsam[r] - clamp [f] c8-c7 1 0.2 clamp[h] duration c8-c1 204 40.8 selref[h] duration c9-c0 206 41.2 selref overlap of clamp c1-c0,c9-c8 1 0.2 selref[f] - ec[r] c10-c9 1 0.2 colsam[f] - ec[r] c10-c7 3 0.6 ec[t] - ls[r]: even c11-c10 1 0.2 ec[t] - ls[r]: odd c16-c15 1 0.2 ls[h] duration: even c12-c11 4 0.8 ls[h] duration: odd c17-c16 4 0.8 ls[f] to first valid even pixel c13-c12 0.5 0.1 ls[f] to first valid odd pixel c18-c17 0.5 0.1 valid pixels: even c14-c13 514 102.8 valid pixels: odd c19-c18 514 102.8 pxrd[f] - selref[r] (next line) c21-c10 1044 208.8
cd24082b.fm 09/09/98: preliminary 33 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 7.5.2 horizontal cine mode (1/2 subsampled) table 7.6 : recommended line timings in horizontal cine mode note : clamp is asserted only during the clamping line, in the case of frame rate clampling, or during every line, in the case of line rate clamping. note : all input signals should change on the falling edge of pck, except ls (see section 7.2). description #t pck cycles time (us) @5mhz selref [r] -start of line c0 0 0 clamp [r] (see note) c1 1 0.2 even [t] c2 0 0 lck [r] c3 4 0.8 lck [f] c4 5 1 pxrd [r] c5 34 6.8 colsam [r] c6 35 7 colsam [f] c7 204 40.8 clamp [f] c8 205 41 selref [f] c9 206 41.2 ec [r], pxrd[f] c10 207 41.4 ls [r] (even pixels) c11 208 41.6 ls [f] (even pixels) c12 212 42.4 avo valid, even pixels start c13 212.5 42.5 avo valid, even pixels end c14 470.5 94.1 ec [f] c15 472 94.4 ls [r] (odd pixels) c16 473 94.6 ls [f] (odd pixels) c17 477 95.4 avo valid, odd pixels start c18 477.5 95.5 avo valid, odd pixels end c19 735.5 147.1 end of line c21 739 147.8 selref [r] -start of next line 740 148 setup times: line length c21-c0 624 124.8 even[t] - lck[r] setup time c3-c2 4 0.8 lck duration c4-c3 1 0.2 lck[f] - pxrd[f] c10-c4 202 40.4 pxrd[r] - colsam[r] setup c6-c5 1 0.2 colsam duration c7-c6 169 33.8 colsam[r] - clamp [f] c8-c7 1 0.2 clamp[h] duration c8-c1 204 40.8 selref[h] duration c9-c0 206 41.2 selref overlap of clamp c1-c0,c9-c8 1 0.2 selref[f] - ec[r] c10-c9 1 0.2 colsam[f] - ec[r] c10-c7 3 0.6 ec[t] - ls[r]: even c11-c10 1 0.2 ec[t] - ls[r]: odd c16-c15 1 0.2 ls[h] duration: even c12-c11 4 0.8 ls[h] duration: odd c17-c16 4 0.8 ls[f] to first valid even pixel c13-c12 0.5 0.1 ls[f] to first valid odd pixel c18-c17 0.5 0.1 valid pixels: even c14-c13 258 51.6 valid pixels: odd c19-c18 258 51.6 pxrd[f] - selref[r] (next line) c21-c10 532 106.4 cd24082b.fm 09/09/98: preliminary 34 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 7.6 line timing using cdsr the following timing details relate to correlated double sampling on a line by line basis, that is using the cdsr signal to reset a line of pixels without advancing the vsr. the image capture part of the double read is exactly as described above, and all setup times and durations other than cdsr specific times are also identical. see section 5.2 for full details. v a l i d v i d e o d a t a a v o r e f e r e n c e l e v e l a v o n o t v a l i d t a b l e 7 . 7 : l i n e t i m i n g s f o r r e a d i n g p i x e l d a t a a n d t h e b l a c k o f f s e t d a t a u s i n g t h e c d s r s i g n a l b l a c k l e v e l p e a k w h i t e 1 l i n e c 1 0 r e f e r e n c e l e v e l e v e n c o l u m n s o d d c o l u m n s p x r d l c k l s e c e v e n s e l r e f a v o a v o c d s r r e f e r e n c e ( 5 1 4 p i x e l s ) ( 5 1 4 p i x e l s ) l e v e l ( 5 1 4 p i x e l s ) b l a c k o f f s e t s e v e n c o l u m n s p i x e l d a t a p i x e l d a t a c o l s a m c 0 c 2 c 3 c 4 c 5 c 6 c 7 c 8 c 1 c 9 c 1 1 c 1 2 c 1 3 c 1 4 c 1 5 c 1 6 c 1 7 c 1 8 c 1 9 c 2 0 c 2 1 c 2 2 c 2 3 c 2 4 c 2 5 c 2 6 c 2 7 c 2 8 c 3 0 c 3 1 c 3 2 c 3 3 c 3 4 c 3 5 ( 5 1 4 p i x e l s ) b l a c k o f f s e t s o d d c o l u m n s c 3 6 c 3 7 c 2 9
cd24082b.fm 09/09/98: preliminary 35 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 7.6.3 additional timing for cdsr full resolution modes table 7.8 : recommended line timings for cdsr note : all input signals should change on the falling edge of pck, except ls (see section 7.2). description #t pck cycles time (us) @5mhz selref [r] -start of line c0 0 0 cdsr[r] c21 1256 251.2 cdsr[f] c22 1281 256.2 pxrd [r] c23 1286 257.2 colsam [r] c24 1287 257.4 colsam [f] c25 1456 291.2 ec [r], pxrd[f] c26 1459 291.8 ls [r] (even pixels) c27 1460 292 ls [f] (even pixels) c28 1464 292.8 avo valid, even pixels start c29 1464.5 292.9 avo valid, even pixels end c30 1978.5 395.7 ec [f] c31 1980 396 ls [r] (odd pixels) c32 1981 396.2 ls [f] (odd pixels) c33 1985 397 avo valid, odd pixels start c34 1985.5 397.1 avo valid, odd pixels end c35 2499.5 499.9 end of line c37 2503 500.6 setup times: selref [r] -start of next line 2504 500.8 line length 2504 500.8 valid exposed pixels: even c14-c13 514 102.8 valid exposed pixels: odd c19-c18 514 102.8 valid reset pixels: even c30-c29 514 102.8 valid reset pixels: odd c35-c34 514 102.8 cdsr[h] duration c22-c21 25 5 cd24082b.fm 09/09/98: preliminary 36 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 7.6.4 additional timing for cdsr horizontal cine mode ( 1 / 2 subsampled) table 7.9 : recommended line timings for cdsr in horizontal cine mode note : all input signals should change on the falling edge of pck, except ls (see section 7.2). description #t pck cycles time (us) @5mhz selref [r] -start of line c0 0 0 cdsr[r] c21 744 148.8 cdsr[f] c22 769 153.8 pxrd [r] c23 774 154.8 colsam [r] c24 775 155 colsam [f] c25 944 188.8 ec [r], pxrd[f] c26 947 189.4 ls [r] (even pixels) c27 948 189.6 ls [f] (even pixels) c28 952 190.4 avo valid, even pixels start c29 952.5 190.5 avo valid, even pixels end c30 1210.5 242.1 ec [f] c31 1212 242.4 ls [r] (odd pixels) c32 1213 242.6 ls [f] (odd pixels) c33 1217 243.4 avo valid, odd pixels start c34 1217.5 243.5 avo valid, odd pixels end c35 1475.5 295.1 end of line c37 1479 295.8 selref [r] -start of next line 1480 296 setup times: line length 1480 296 valid exposed pixels: even c14-c13 258 51.6 valid exposed pixels: odd c19-c18 258 51.6 valid reset pixels: even c30-c29 258 51.6 valid reset pixels: odd c35-c34 258 51.6 cdsr[h] duration c22-c21 25 5
cd24082b.fm 09/09/98: preliminary 37 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 8. detailed specifications 8.1 absolute maximum ratings note: stresses exceeding the absolute maximum ratings may induce failure. exposure to absolute maximum ratings for extended periods may reduce reliability. functionality at or above these conditions is not implied. 8.2 dc operating conditions note 1.digital and analogue outputs unloaded. note 2: allows control of sensor with 3v logic. to be confirmed. 8.3 ac operating conditions note 1. recommended clock rate for 0.1% settling of avo is 5.0mhz. note 2. serial interface clock must be generated by host processor. parameter value supply voltage -0.5 to +7.0 volts voltage on other input pins -0.5 to v dd + 0.5 volts temperature under bias -15 o c to 85 o c storage temperature -30 o c to 125 o c maximum dc ttl output current magnitude 10ma (per o/p, one at a time, 1sec. duration) symbol parameter min. typ. max. unit s notes v dd operating supply voltage 4.75 5.0 5.25 v i dd overall supply current 35 ma 1 v ih input voltage logic 1 1.5v (note 2) v dd +0.5 v v il input voltage logic 0 -0.5 0.5 v v oh output voltage logic 1 v dd -0.5 v i=1ma v ol output voltage logic 0 0.5 v i=1ma i ilk input leakage current -1 m a v ih on input 1 m a v il on input c load digital input cap. load 10 pf symbol parameter min . typ. max. unit s note s pck pixel clock frequency 5 10 mhz 1 dck serial data clock 100 khz 2 cd24082b.fm 09/09/98: preliminary 38 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 8.4 electrical characteristics 8.5 video output characteristics symbol parameter min. typ. max. units notes vrtref internal reference for vrt 2.85 3.0 3.15 v unbuffered vbloomref internal reference for vbloom 1.90 2.0 2.10 v unbuffered vbltwref internal reference for vbltw 1.35 1.50 1.65 v unbuffered v bg internal bandgap reference 1.15 1.23 1.30 v decouple with 0.1f vcl1,2 video output clamp voltages 1.30 2.30 v an. inputs v dac 5-bit dac output 1.76 2.08 v for vcl1 or 2 r set resistor to set dac bias current -5% 12k +5% ohms i vrt load current on vrt 1.5 2.5 4.0 ma buffered from vrtref typical conditions, v dd = 5.0 v, t a = 25 o c symbol parameter min. typical max. units v black avo black level vcl1-30mv vcl1 vcl1+30mv v v white avo peak white - v black -1.0v - v pixel reset to pixel reset -0.125 0 0.125 v avoref pseudo-diff. avo reference vcl2-30mv vcl2 vcl2+30mv v i avo avo output current -2ma 4ma ma f avo avo bandwidth 33mhz c avo avo, avoref capacitive loading 30 pf r avo avo, avoref resistive loading 20k ohms
cd24082b.fm 09/09/98: preliminary 39 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 9. pin descriptions and package details figure 9.1 : 84 lcc pinout for bga pinout details, please contact vlsi vision. 123456 79 80 81 82 83 84 32 31 30 29 28 27 26 25 24 23 22 21 47 46 45 44 43 42 53 52 51 50 49 48 54 55 56 57 58 59 60 61 62 63 64 65 avdd2 vdactop vdiffref avdd1 avoref avss1 avo vdac vbltwref vdac 3/4 vcl2 vcl1 dvdd4 agnd1 avcc1 dvss4 samref dout ls ec colsam clamp selref pck rstb din dlat dck viewed from top of package 35 34 33 41 40 39 38 37 36 agnd2 avcc2 dvdd3 dvss3 66 67 68 69 70 71 72 73 74 hclrb even fr fi vsetb vclrb pxrd lck cdsr 18 17 16 15 14 13 12 20 19 avcc3 vblwt agnd3 vbg rset vnb vbloom vrtref vblmref 75 76 77 78 dvss1 dvdd1 vrt1 78910 vrt2 dvss2 11 dvdd2 index top cd24082b.fm 09/09/98: preliminary 40 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 9.1 pin list pin name type function/comment power supplies 51, 35, 18 avcc1-3 pwr 5v supply for the column source followers. 50,36, 14 agnd1-3 gnd ground for the substrate and the column source followers. 28, 32 avdd1,2 pwr 5v supply for the output stage. 30 avss1 gnd ground supply for the output stage. 75, 11 dvdd1,2 pwr 5v supply for vertical shift registers 76, 10 dvss1,2 gnd gro und for vertical shift registers 33 dvdd3 pwr 5v supply for output muxing. 34 dvss3 gnd gro und for output muxing. 53 dvdd4 pwr 5v supply for horizontal shift register. 52 dvss4 gnd gro und for horizontal shift register. power-on-reset 65 rstb od output of internal power-on-reset cell. should be applied to hclrb and vclrb at power up. analogue voltage references 77, 9 vrt1,2 ia pixel reset voltage and power supply. 12 vbloom ia anti-blooming pixel reset voltage. 13 vbltw ia defines white level for the bitline test. 19 vrtref oa unbuffered internally generated reference for vrt 20 vblmref oa unbuffered internally generated reference for vbloom 21 vbltwref oa unbuffered internally generated reference for vbltw. 15 vbg oa internal bandgap voltage reference (1.22 v); decouple with 10nf 17 vnb ia decoupling (10nf) for internally generated bias current 16 rset ia sets internal master bias current; connect to agnd via 12k res. 25 vcl1 ia ac clamp voltage for avo output. 26 vcl2 ia ac clamp voltage for avoref output. analogue output stage 31 avo oa buffered analogue video output; inverted - low = white 29 avoref oa buffered black level voltage reference. 55 selref id selref=0 - selects sensor output (video) at avo. selref=1 - selects line reference 54 samref id samples the line reference from vrt 56 clamp id controls ac clamping circuit in output stage. reset and read vertical shift registers (vsr) 74 lck id line clock input for reset and read vertical shift registers 71 even id odd/even line clock. 72 pxrd id pixel read: control input to read a row of pixel voltages.
cd24082b.fm 09/09/98: preliminary 41 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 73 cdsr id correlated double sampling: control input to allow the row of pix- els currently being read to be reset without advancing the reset vsr. 67 vclrb id - clear reset and read vsrs. 68 vsetb id - preset the reset vsr to all ones. the read vsr is not preset. 69 fi id field integrate: resets vsr. high duration sets exposure time. 70 fr id field read: reads vsr. starts field read out. horizontal shift register (hsr) 60 pck id pixel clock 66 hclrb id - clear horizontal shift register 59 ls id line start: starts horizontal scan/pixel output. 58 ec id odd/even column select. 57 colsam id sample the column source follower inputs (pixel row). serial data interface (sdi) 63 din id serial data input 64 dout od serial data output 62 dlat id latch serial data into control register 61 dck id serial data clock must be generated by host. 5-bit resistive ladder dac 22 vdactop ia voltage reference for the top of the resistive ladder 23 vdac3/4 oa three-quarter-point of the resistive ladder (unbuffered) 27 dnc do not connect 26 vdac oa dac output voltage (unbuffered) pin name type function/comment cd24082b.fm 09/09/98: preliminary 42 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry key: 9.2 package dimensions figure 9.2 : 84 lcc package details oa analogue output pad id digital input ia analogue input pad id - digital input with internal pull-up od digital output pad od digital output with internal pull-down 0.51 typ 1.0 typ 2.16 pin 1 1.016 pitch typ 2 3 . 3 7 0.55 0.51 0.42 glass lid sensor the optical array is centred within the package to a tolerance of +/- 0.2 mm , and rotated no more than +/- 0.5 o tolerances on package dimensions +/-0.2 all dimensions in millimetres viewed from below optical centre pin 11 standard 84 pin lcc 0.864 min. top
cd24082b.fm 09/09/98: preliminary 43 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 10. support circuits and design guidelines 10.1 adc interface circuit avo avoref sensor pipelined adc 2k black white black white reftf refbf line reference pixel array + columns vcl2 vcl1 clamp 5-bit resistor ladder dac vdactop vdacbot vdac vdac3/4 25k 25k 2p 1k 1k 33 10p a_in 10 bit / 20 msps cr[15..11] cd24082b.fm 09/09/98: preliminary 44 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 10.2 analogue reference buffering vv6801 vrt vbloom vbltw vbg ic1-ic3 = low noise fet i/p opamps rset 12k vrtref vblmref vbltwref 1k 3k9 10 2n2 01 022 01 1k 3k9 10 2n2 01 022 1k 3k9 10 2n2 01 022 ic1 ic3 ic2
cd24082b.fm 09/09/98: preliminary 45 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 11. evaluation kit (evk) it is highly recommended that an evaluation kit ( evk) is used for initial evaluation and design-in of the vv6801 and 5801. for the vv5801 and vv6801 sensors, the evk comprises a development board, including a sensor, lens, and fpga. it enables capture and display of images from the vv5801/vv6801 on a pc, using the vision software provided, in conjunction with a separate dt3157 frame grabber card (not supplied). the kit makes possible the evaluation of image processing and noise cancellation techniques as well as providing a useful basis for development of vv5801/vv6801 custom hardware/software applications. to assist existing vv5850 and vv6850 customers who may wish to evaluate and upgrade to the higher resolution vv5801 or vv6801 devices an upgrade kit to the current vtd011 or vtd012 is available. 11.1 key features ? vision vv6850/5850 sensor with lens mounting and c mount lens ? digital interface to pc framegrabber card (not supplied) for fast image capture and storage ? post processing and sensor control software allows evaluation of sensor ? exposure control and black frame referencing ? re-configuration of control fpga possible and source code supplied for software ? image storage in bitmap format possible 11.2 block diagram host pc dt3157 frame grabber card rs 422 drivers & receivers xilinx xc4008e fpga data & sync configuration e 2 prom i/o sensor, support circuit adc control data sync avo data sync control & sync vv6850/5850 demonstrator system 68 way ribbon cable avoref cd24082b.fm 09/09/98: preliminary 46 vision vv6801/5801 preliminary customer datasheet rev 1.1 pr e l i mi na ry 12. ordering details (*) available shortly. contact vlsi vision for details. part number description vv6801c001 84lcc colourised sensor vv5801c001 84lcc monochrome sensor vv6801b001 bga packaged colourised sensor (*) vv5801b001 bga packaged monochrome sensor (*) vtd040 vv5801 (monochrome) digital stills oem evaluation kit VTD041 vv6801 (colour) digital stills oem evaluation kit vtd044 vv5801 upgrade for vtd011 (vv5850 (mono) digital stills oem development system) vtd045 vv6801 upgrade for vtd012 (vv6850 (colour) digital stills oem devel- opment system) table 12.1 : ordering details vlsi vision ltd. reserves the right to make changes to its products and specifica- tions at any time. information furnished by vision is believed to be accurate, but no responsibility is assumed by vision for the use of said information, nor any infringe- ments of patents or of any other third party rights which may result from said use. no license is granted by implication or otherwise under any patent or patent rights of any vision group company. ? copyright 1998, vlsi vision distributor/agent: aviation house, 31 pinkhill, edinburgh eh12 7bf uk tel:+44 (0) 131 539 7111 fax:+44 (0)131 539 7141 1190 saratoga ave. suite 180, san jose ca 95129 usa tel: +1 408 556 1550 fax: +1 408 556 1564 571 west lake avenue, suite 12, bay head nj 08742 usa tel: +1 732 701 1101 fax: +1 732 701 1102 vlsi vision limited www.vvl.co.uk email: info@vvl.co.uk

▲Up To Search▲

Price & Availability of VTD041

	To Download VTD041 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .