View STD3LN80K5_8888788.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

july 2016 docid027714 rev 2 1 / 15 this is information on a product in full production. www.st.com STD3LN80K5 n - channel 800 v, 2.75 typ., 2 a mdmesh? k5 power mosfet in a dpak package datasheet - production data figure 1 : internal schematic diagram features order code v ds r ds(on) max i d STD3LN80K5 800 v 3.25 ? 2 a ? industrys lowest r ds(on) x area ? industrys best fom (figure of merit) ? ultra - low gate charge ? 100% avalanche tested ? zener - protected applications ? switching applications description this very high voltage n - channel power mosfet is designed using mdmesh? k5 technology based on an innovative proprietary vertical structure. the result is a dramatic r eduction in on - resistance and ultra - low gate charge for applications requiring superior power density and high efficiency. table 1: device summary order code marking packag e packing STD3LN80K5 3ln80k5 dpak tape and reel d(2, t ab) g(1) s(3) am01476v1
contents STD3LN80K5 2 / 15 docid027714 rev 2 contents 1 electrical ratings ................................ ................................ ............. 3 2 electrical characteristics ................................ ................................ 4 2.1 electrical characteri stics (curves) ................................ ...................... 6 3 test circuits ................................ ................................ ..................... 8 4 package information ................................ ................................ ....... 9 4.1 dpak package information ................................ ............................... 9 4.2 dpak packing informat ion ................................ .............................. 12 5 revision history ................................ ................................ ............ 14
STD3LN80K5 electrical ratings docid027714 rev 2 3 / 15 1 electrical ratings table 2: absolute maximum ratings symbol parameter value unit v gs gate - source voltage 30 v i d drain current (continuous) at t c = 25 c 2 a i d drain current (continuous) at t c = 100 c 1.25 a i d (1) drain current (pulsed) 8 a p tot total dissipation at t c = 25 c 45 w dv/dt (2) peak diode recovery voltage slope 4.5 v/ns dv/dt (3) mosfet dv/dt ruggedness 50 t stg storage temperature range - 55 to 150 c t j operating junction temperature range notes: (1) pulse width limited by safe operating area. (2) i sd 2 a, di/dt 100 a/s; v dspeak < v (br)dss , v dd = 640 v (3) v ds 640 v. table 3: thermal data symbol parameter value unit r thj - case thermal resistance junction - case 2.78 c/w r thj - pcb (1) thermal resistance junction - pcb 50 c/w notes: (1) when mounted on 1inch2 fr - 4 board, 2 oz cu. table 4: avalanche characteristics symbol parameter value unit i ar avalanche current, repetitive or not repetitive (pulse width limited by t jmax ) 0.7 a e as single pulse avalanche energy (starting t j = 25c, i d = i ar ; v dd = 50 v) 155 mj
electrical characteristics STD3LN80K5 4 / 15 docid027714 rev 2 2 electrical characteristics (t c = 25 c unless otherwise specified) table 5: on /off states symbol parameter test conditions min. typ. max. unit v (br)dss drain - source breakdown voltage i d = 1 ma, v gs = 0 v 800 v i dss zero gate voltage drain current v ds = 800 v, v gs = 0 v 1 a v ds = 800 v, v gs = 0 v, t c = 125 c (1) 50 a i gss gate body leakage current v gs = 20 v, v gs = 0 v 10 a v gs(th) gate threshold voltage v ds = v gs , i d = 100 a 3 4 5 v r ds(on) static drain - source on - resistance v gs = 10 v, i d = 1 a 2.75 3.25 ? notes: (1) defined by design, not subject to production test. table 6: dynamic symbol parameter test conditions min. typ. max. unit c iss input capacitance v ds = 100 v, f = 1 mhz, v gs = 0 v - 102 - pf c oss output capacitance - 11 - pf c rss reverse transfer capacitance - 0.1 - pf c otr (1) equivalent capacitance time related v ds = 0 to 640 v, v gs = 0 v - 20 - pf c oer (2) equivalent capacitance energy related - 7 - pf r g intrinsic gate resistance f = 1 mhz, i d = 0 a - 12 - ? q g total gate charge v dd = 640 v, i d = 2 a, v gs = 10 v ( see figure 15: "test circuit for gate charge behavior" ) - 2.63 - nc q gs gate - source charge - 0.91 - nc q gd gate - drain charge - 1.53 - nc notes: (1) time related is defined as a constant equivalent capacitance giving the same charging time as c oss when v ds increases from 0 to 80% v dss (2) energy related is defined as a constant equivalent capacitance giving the same stored energy as c oss when v ds increases from 0 to 80% v dss
STD3LN80K5 electrical characteristics docid027714 rev 2 5 / 15 table 7: switching times symbol parameter test conditions min. typ. max. unit t d(on) turn - on delay time v dd = 400 v, i d = 1 a, r g = 4.7 ?, v gs = 10 v ( see figure 14: "test circuit for resistive load switching times" and figure 19: "switching time waveform" ) - 6.2 - ns t r rise time - 7 - ns t d(off) turn - off delay time - 30 - ns t f fall time - 26 - ns table 8: source drain diode symbol parameter test conditions min. typ. max. unit i sd source - drain current - 2 a i sdm (1) source - drain current (pulsed) - 8 a v sd (2) forward on voltage i sd = 2 a, v gs = 0 v - 1.5 v t rr reverse recovery time i sd = 2 a, di/dt = 100 a/s, v dd = 60 v ( see figure 16: "test circuit for inductive load switching and diode recovery times" ) - 210 ns q rr reverse recovery charge - 0.8 c i rrm reverse recovery current - 7.6 a t rr reverse recovery time i sd = 2 a, di/dt = 100 a/s, v dd = 60 v, t j = 150 c, (see figure 16: "test circuit for inductive load switching and diode recovery times" ) - 345 ns q rr reverse recovery charge - 1.2 c i rrm reverse recovery current - 7.2 a notes: (1) pulse width limited by safe operating area. (2) pulsed: pulse duration = 300 s, duty cycle 1.5%. table 9: gate - source zener diode symbol parameter test conditions min. typ. max. unit v (br)gso gate - source breakdown voltage i gs = 1 ma, i d = 0 a 30 - - v the built - in back - to - back zener diodes are specifically designed to enhance the esd performance of the device. the zener voltage facilitates efficient and cost - effective device integrity protection, thus eliminating the need for additional external componentry.
electrical characteristics STD3LN80K5 6 / 15 docid027714 rev 2 2.1 electrical characteristics (curves) figure 2 : safe operating area figure 3 : thermal impedance figure 4 : output characteristics figure 5 : transfer characteristics figure 6 : gate charge vs gate - source voltage figure 7 : static drain - source on - resistance k cg34360 c 10 -4 10 -3 10 -2 10 -1 t p (s) 10 -5 10 -1 10 -2 10 0
STD3LN80K5 electrical characteristics docid027714 rev 2 7 / 15 figure 8 : capacitance variation s figure 9 : source - drain diode forward characteristics figure 10 : normalized gate threshold voltage vs temperature figure 11 : normalized on - resistance vs temperature figure 12 : normalized v(br)dss vs temperature figure 13 : maximum avalanche energy vs starting tj
test circuits STD3LN80K5 8 / 15 docid027714 rev 2 3 test circuits figure 14 : test circuit for resistive load switching times figure 15 : test circuit for gate charge behavior figure 16 : test circuit for inductive load switching and diode recovery times figure 17 : unclamped inductive load test circuit figure 1 8 : unclamped inductive waveform figure 19 : switchi ng time waveform am01469v10 47 k 2.7 k 1 k i g = cons t 100 d.u. t . + pulse width v gs 2200 f v g v dd r l
STD3LN80K5 package information docid027714 rev 2 9 / 15 4 package information in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions and product status are available at: www.st.com . ecopack ? is an st trademark. 4.1 dpak package information figure 20 : dpak (to - 252) type a package outline 0068772_a_21
package information STD3LN80K5 10 / 15 docid027714 rev 2 table 10: dpak (to - 252) type a mechanical data dim. mm min. typ. max. a 2.20 2.40 a1 0.90 1.10 a2 0.03 0.23 b 0.64 0.90 b4 5.20 5.40 c 0.45 0.60 c2 0.48 0.60 d 6.00 6.20 d1 4.95 5.10 5.25 e 6.40 6.60 e1 4.60 4.70 4.80 e 2.16 2.28 2.40 e1 4.40 4.60 h 9.35 10.10 l 1.00 1.50 (l1) 2.60 2.80 3.00 l2 0.65 0.80 0.95 l4 0.60 1.00 r 0.20 v2 0 8
STD3LN80K5 package information docid027714 rev 2 11 / 15 figure 21 : dpak (to - 252) recommended footprint (dimensions are in mm)
package information STD3LN80K5 12 / 15 docid027714 rev 2 4.2 dpak packing information figure 22 : dpak (to - 2 52) tape outline
STD3LN80K5 package information docid027714 rev 2 13 / 15 figure 23 : dpak (to - 252) reel outline table 11: dpak (to - 252) tape and reel mechanical data tape reel dim. mm dim. mm min. max. min. max. a0 6.8 7 a 330 b0 10.4 10.6 b 1.5 b1 12.1 c 12.8 13.2 d 1.5 1.6 d 20.2 d1 1.5 g 16.4 18.4 e 1.65 1.85 n 50 f 7.4 7.6 t 22.4 k0 2.55 2.75 p0 3.9 4.1 base qty. 2500 p1 7.9 8.1 bulk qty. 2500 p2 1.9 2.1 r 40 t 0.25 0.35 w 15.7 16.3
revision history STD3LN80K5 14 / 15 docid027714 rev 2 5 revision history table 12: document revision history date revision changes 13 - may - 2015 1 initial release 27 - jul - 2016 2 updated title and features in cover page. updated section 1: "electrical ratings" and section 2: "electrical characteristics" . added section 2.1: "electrical characteristics (curves)" . document status promoted from preliminary to production data. minor text changes.
STD3LN80K5 docid027714 rev 2 15 / 15 important notice C please read carefully stmicroelectronics nv and its subsidiaries (st) reserve the right to make changes, corrections, enhancements, modifications , and improvements to st products and/or to this document at any time without notice. purchasers should obtain the latest relevant information on st products before placing orders. st products are sold pursuant to sts terms and conditions of sale in place at the time of or der acknowledgement. purchasers are solely responsible for the choice, selection, and use of st products and s t assumes no liability for application assistance or the design of purchasers products. no license, express or implied, to any intellectual property right is granted by st herein. resale of st products with provisions different from the information set forth herein shall void any warranty granted by st for such product. st and the st logo are trademarks of st. all other product or service names are the property of their respective owners. information in this document supersedes and replaces information previously supplied in any prior versions of this document. ? 2016 stmicroelectronics C all rights reserved

▲Up To Search▲

Price & Availability of STD3LN80K5

	To Download STD3LN80K5 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .