|
|
|
Integrated Device Technology, Inc.
|
Part No. |
IDT72T20128L10BBI IDT72T2098L10BBI IDT72T20128L6BBI IDT72T20128L7BB
|
OCR Text |
...clk d 0 -d n (x20, x10) sren mrs ren rclk oe q 0 -q n (x20, x10) offset register prs fwft sen rt 5996 drw01 bus configuration ow fsel0 fsel1 iw mark sclk rcs jtag control (boundary scan) tck tms tdo tdi trst rsdr wcs erclk eren hstl i/... |
Description |
2.5 VOLT HIGH-SPEED TeraSyncDDR/SDR FIFO 20-BIT/10-BIT CONFIGURATION 2.5伏高速TeraSync⑩复特别提款权先进先0-BIT/10-BIT配置
|
File Size |
496.21K /
51 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT
|
Part No. |
IDT72T18105
|
OCR Text |
...k/wr d 0 -d n (x18 or x9) ld mrs ren rclk/rd oe q 0 -q n (x18 or x9) offset register prs fwft/si sen rt 5909 drw01 bus configuration control logic be ow ip pfm fsel0 fsel1 iw mark sclk rcs jtag control (boundary scan) tck tms tdo tdi t... |
Description |
(IDT72T18xxx) HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
|
File Size |
569.75K /
55 Page |
View
it Online |
Download Datasheet |
|
|
|
Mitsubishi Electric, Corp.
|
Part No. |
MH8S64BALD-7 MH8S64BALD-10 MH8S64BALD-8
|
OCR Text |
...l h h l x x x mode register set mrs h x l l l l l l v*1 h =high level, l = low level, v = valid, x = don't care, n = ck cycle number note: 1.a7-9 = 0, a0-6 = mode address 6 a11 x x v x x x x x x x x x x x l
mh8s64bald -7,-8, -10 536870912... |
Description |
536870912-BIT (8388608 - WORD BY 64-BIT)SynchronousDRAM 536870912位(8388608 -文字4位)SynchronousDRAM
|
File Size |
600.04K /
55 Page |
View
it Online |
Download Datasheet |
|
|
|
SAMSUNG
|
Part No. |
KM44S16030 KM44S16030CT
|
OCR Text |
...ddress * Four banks operation * mrs cycle with address key programs -. CAS latency 3 only -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) * All inputs are sampled at the positive going edge of the system clo... |
Description |
4M x 4Bit x 4 Banks Synchronous DRAM
|
File Size |
81.33K /
8 Page |
View
it Online |
Download Datasheet |
|
|
|
Mitsubishi Electric Corporation
|
Part No. |
M2V56S20AKT-6 M2V56S20AKT-5
|
OCR Text |
...l h h l x x x mode register set mrs h x l l l l l l v x note 1
j uly '01 mitsubishi lsis mitsubishi electric sdram (rev.1.01) single data rate m2v56s20/ 30/ 40 akt -5, -6, -7 256 m synchronous dram 7 function truth table current sta... |
Description |
256M Synchronous DRAM
|
File Size |
685.62K /
49 Page |
View
it Online |
Download Datasheet |
|
|
|
Alliance Semiconductor
|
Part No. |
AS4LC1M16S0
|
OCR Text |
...tion code. a0~a11 see page 5. 2 mrs can be issued only when both banks are precharged and no data burst is ongoing. a new command can be issued 2 clock cycles after mrs. 3 auto refresh functions similarly to cbr dram refresh. however, prec... |
Description |
(AS4LCxMxxSx) 3.3V 2M X 8/1M X 16 CMOS synchronous DRAM
|
File Size |
868.49K /
29 Page |
View
it Online |
Download Datasheet |
|
|
|
Mitsubishi Electric Corporation
|
Part No. |
MH32S72VJA-6
|
OCR Text |
...l h h l x x x mode register set mrs h x l l l l l l v*1 h =high level, l = low level, v = valid, x = don't care, n = ck cycle number note: 1.a7-9 = 0, a0-6 = mode address 6 a11 x x v x x x x x x x l x x x x
mitsubishi electric 2,415,919,1... |
Description |
2,415,919,104-BIT ( 33,554,432-WORD BY 72-BIT ) Synchronous DYNAMIC RAM
|
File Size |
1,109.49K /
56 Page |
View
it Online |
Download Datasheet |
|
|
|
Mitsubishi Electric Corporation
|
Part No. |
M2V56S20TP-8 M2V56S40TP-8 M2V56S30TP-8
|
OCR Text |
...l h h l x x x mode register set mrs h x l lllllv x note 1
feb.2000 mitsubishi lsis mitsubishi electric sdram (rev.1.1) single data rate m2v56s20/ 30/ 40/ tp -6, -7, -8 256m synchronous dram 7 function truth table current state /cs /ras /c... |
Description |
256M synchronous DRAM
|
File Size |
269.73K /
49 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|