|
|
 |

Analog Devices, Inc. AD[Analog Devices]
|
Part No. |
ADP3338 ADP3338AKC-18 ADP3338AKC-25 ADP3338AKC-285 ADP3338AKC-33 ADP3338AKC-5 ADP3338AKC-1.8 ADP3338AKC-2.5 ADP3338AKC-2.85 ADP3338AKC-3.3
|
OCR Text |
...; operation beyond these limits can cause the device to be permanently damaged. Unless otherwise specified, all voltages are referenced to G...LDO ADP3338 uses a single control loop for regulation and reference functions. The output voltage is... |
Description |
0.3-8.5V; high accuracy ultralow 1A anyCAP low dropout regulator. For notebook, palmtop computers, SCSI terminators, battery-powered systems CONNECTOR 5 V FIXED POSITIVE LDO REGULATOR, 0.4 V DROPOUT, PDSO4 Two, Three and Four Cell Lithium or Lithium-Polymer Battery Protection AFE 30-TSSOP -40 to 110 高精度超低智商,一甲,anyCAP低压差稳压器 High-Accuracy Ultralow IQ/ 1 A/ anyCAP Low Dropout Regulator JT 55C 55#20 PIN RECP JT 100C 100#22D PIN RECP Circular Connector; No. of Contacts:21; Series:MS27474; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:22; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:22-21 RoHS Compliant: No From old datasheet system High-Accuracy Ultralow IQ, 1 A, anyCAP Low Dropout Regulator High Accuracy Ultralow Quiscent Current, 1A, any CAPDropout Regulator
|
File Size |
135.83K /
8 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Intersil
|
Part No. |
ISL6532A
|
OCR Text |
...properly selected divider, VDDQ can be set to any voltage between the power rail (reduced by converter losses) and the 0.8V reference. Loop ...LDO.
GNDA, GNDP, GNDQ (Ground)
The GND terminals of the ISL6532A provide the return path for all... |
Description |
3-in-1 ACPI Regulator/Controller for Dual Channel DDR and DDR2 Memory Systems
|
File Size |
263.85K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Intersil
|
Part No. |
ISL6532
|
OCR Text |
...properly selected divider, VDDQ can be set to any voltage between the power rail (reduced by converter losses) and the 0.8V reference. Loop ...LDO.
S5# (Pin 17)
This pin accepts the SLP_S5# sleep state signal.
S3# (Pin 16)
This pin acc... |
Description |
ACPI Regulator/Controller for Dual Channel DDR Memory Systems
|
File Size |
350.66K /
14 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|