| |
|
 |
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
W170-01GT W170-01GI
|
| OCR Text |
...ad aware??designed to work with ssftg reference signals two outputs configuration options allow various multiplication of the reference frequency, refer to ta bl e 1 to determine the specific option which meets your multiplicatio... |
| Description |
W170 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8
Miscellaneous Clock Generator
|
| File Size |
104.66K /
6 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor, Corp.
CYPRESS SEMICONDUCTOR CORP
|
| Part No. |
CY2509ZXC-1 CY25010 CY250911 CY2510ZXC-1 CY2510ZXC-1T
|
| OCR Text |
...um frequency timing generator (ssftg) reference signals well suited to both 100- and 133-mhz designs ten (cy2509) or eleven (cy2510) low-voltage complementary metal oxide semiconductor (lvcmos) / low-voltage transistor- transistor logic... |
| Description |
Spread Aware(TM), Ten/Eleven Output Zero Delay Buffer; Voltage (V): 3.3 V; Frequency Range: 40 MHz to 140 MHz; Outputs: 10; Operating Range: 0 to 70 C 2509 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
Spread Aware? Ten/Eleven Output Zero Delay Buffer
Spread Aware(TM), Ten/Eleven Output Zero Delay Buffer; Voltage (V): 3.3 V; Frequency Range: 40 MHz to 140 MHz; Outputs: 11; Operating Range: 0 to 70 C 2510 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
Spread Aware(TM), Ten/Eleven Output Zero Delay Buffer; Voltage (V): 3.3 V; Frequency Range: 40 MHz to 140 MHz; Outputs: 11; Operating Range: 0 to 70 C
|
| File Size |
201.39K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY23S08SXI-2T CY23S08SXC-2T CY23S08SXI-4 CY23S08SXI-4T CY23S08SXC-4
|
| OCR Text |
...um frequency timing generation (ssftg) technology. cypress is one of the pioneers of ssftg development, and designed this product so as not to filter off the spread spectrum feature of the reference i nput, assuming it exists. when a zero ... |
| Description |
3.3V Zero Delay Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 140 MHz; Outputs: 8; Operating Range: -40 to 85 C 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
3.3V Zero Delay Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 140 MHz; Outputs: 8; Operating Range: 0 to 70 C 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
| File Size |
204.64K /
11 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY23S08SXC-1T
|
| OCR Text |
...m frequency ti ming generation (ssftg) technology. cypress is one of the pioneers of ssftg development, and designed this product so as not to filter off the spread spectrum feature of the reference i nput, assuming it exists. when a zero ... |
| Description |
3.3V Zero Delay Buffer; Voltage (V): 3.3 V; Frequency Range: 10 MHz to 140 MHz; Outputs: 8; Operating Range: 0 to 70 C 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
|
| File Size |
332.04K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress Semiconductor, Corp.
|
| Part No. |
CY2510ZC-1T CY2509ZC-1T
|
| OCR Text |
...ad aware??designed to work with ssftg reference signals ? well suited to both 100- and 133-mhz designs ? ten (cy2509) or eleven (cy2510) lvcmos/lvttl outputs ? 50 ps typical peak cycle-to-cycle jitter ? single output enable pin for cy251... |
| Description |
2510 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 4.40 MM, TSSOP-24
2509 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 4.40 MM, TSSOP-24
|
| File Size |
155.87K /
6 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
