| |
|
 |
ATERA
Altera Corporation
|
| Part No. |
MAX7000 MAX7000S EPM7128E EPM7128S EPM7256E EPM7256S EPM7160S EPM7160SLC84-7 EPM7032 EPM7032LC44-10 EPM7032S EPM7032TC44-10 EPM7160E EPM7064 EPM7064S EPM7192E EPM7192S EPM7192SQC160-10 EPM7192SQC160-15 EPM7096 EPM7128SLC EPM7032AET EPM7064SLC EPM7128STC EPM7128SQC EPM7128SLC84-15 EPM7128STC100 EPM7064SLC44-10 EPM7032LC44-15 EPM7032LC44-12 EPM7032AETC44 EPM7128SQC160-15 EPM7128SLI84-10
|
| OCR Text |
...of parameterized modules (LPM), verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, and VeriBest Programming support - Altera's Master Programmin... |
| Description |
Programmable logic , 128 macrocells, 8 logic array blocks, 68 I/O pins, 10ns
MAX 7000 Programmable Logic Device Family
|
| File Size |
453.49K /
62 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ETC[ETC]
Altera Corp
|
| Part No. |
EP1K30 EP1K100 EP1K30QC208-3 EP1K30QC208-2 EP1K30QC208-1 EP1K10QC208-3 EP1K10QC208-2 EP1K10QC208-1 ACEX1K EP1K50 ACEX1 EP1K10
|
| OCR Text |
...s (LPM), DesignWare components, verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic Notes (1), (2) 208-Pin PQ... |
| Description |
From old datasheet system
Programmable Logic Family
Simple PLD - Datasheet Reference
Programmable Logic Device Family
|
| File Size |
368.83K /
86 Page |
View
it Online |
Download Datasheet |
| |
|
|
Samsung Electronic
|
| Part No. |
STD110ASIC
|
| OCR Text |
...ler - logic simulation: cadence verilog-xl, cadence nc-verilog, viewlogic viewsim, mentor modelsim-vhdl, mentor modelsim-verilog, synopsys vss, synopsys vcs - scan insertion and atpg: synopsys testgen, synopsys test compiler, mentor fastsca... |
| Description |
PLL 2013X
|
| File Size |
140.12K /
50 Page |
View
it Online |
Download Datasheet |
| |
|
|
ETC[ETC]
Altera Corporation
|
| Part No. |
EPF10K10 EPF10K100 EPF10K100A EPF10K10A EPF10K130V EPF10K20 EPF10K250A EPF10K30 EPF10K30A EPF10K40 EPF10K50 EPF10K50V EPF10K70 EPF10K30AQ EPF10K30AQC240-3 DSF10K
|
| OCR Text |
...s (LPM), DesignWare components, verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, VeriBest, and Viewlogic
Altera Corporation
... |
| Description |
From old datasheet system
EMBEDDED PROGRAMMABLE LOGIC FAMILY
|
| File Size |
814.40K /
138 Page |
View
it Online |
Download Datasheet |
| |
|
|
List of Unclassifed Manufacturers
ETC[ETC]
Electronic Theatre Controls, Inc.
QuickLogic Corp.
|
| Part No. |
QL2009 QL2009-0PB256C QL2009-0PB256I QL2009-0PF144C QL2009-0PF144I QL2009-0PQ208C QL2009-0PQ208I QL2009-1PB256C QL2009-1PB256I QL2009-1PF144C QL2009-1PF144I QL2009-1PQ208C QL2009-1PQ208I QL2009-2PB256C QL2009-2PB256I QL2009-2PF144C QL2009-2PF144I QL2009-2PQ208C QL2009-2PQ208I QL2009-XPB256C QL2009-XPB256I QL2009-XPF144C QL2009-XPF144I QL2009-XPQ208C QL2009-XPQ208I QUICKLOGICCORP.-QL2009
|
| OCR Text |
...TS
(R)
QL2009
Ultimate verilog/VHDL Silicon Solution
-Abundant, high-speed interconnect eliminates manual routing -Flexible logic cell provides high efficiency and performance -Design tools produce fast, efficient verilog/VHDL syn... |
| Description |
3.3V and 5.0V pASIC 2 FPGA combining speed, density, low cost and flexibility.
3.3V and 5.0V pASIC? 2 FPGA Combining Speed Density Low Cost and Flexibility
3.3V and 5.0V pASICò 2 FPGA
3.3V and 5.0V pASIC? 2 FPGA Combining Speed, Density, Low Cost and Flexibility
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility(高速，高可用密度，低成本、可适应性强.3V.0V pASIC 2系列场可编程逻辑器件)
PT 6C 6#20 PIN RECP
PT 8C 8#20 PIN RECP
3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility 3.3V.0V帕希奇？ 2 FPGA的结合速度，密度，低成本和灵活
|
| File Size |
271.17K /
12 Page |
View
it Online |
Download Datasheet |
| |
|
|
聚兴科技股份有限公司
|
| Part No. |
ATDS15XXKSW1
|
| OCR Text |
...ion ? rtl synthesis - vhdl and verilog ? synthesis supports from mentor graphics modelsim ? - vhdl and verilog simulation supports from mentor graphics peakfpga ? - vhdl synthesis and simu lation support from altium ? protel ? 9... |
| Description |
|
| File Size |
193.47K /
5 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
