|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
VT83201 3.3V Low Phase Noise VCXO (Voltage-Controlled Crystal Oscillator) and PLL Clock Synthesizer Applications *= *= *= DSL clock source Set-top boxes Telecom switching *= *= MPEG Video clock source HDTV General Description The Vaishali VT83201 is a single-chip, integrated VCXO and Phase Locked Loop (PLL) clock synthesizer. The device uses the VCXO and an analog Phase-Locked Loop (PLL) to accept a 10 MHz to 20 MHz, 30pF (pull range of 200 ppm) crystal input, in order to produce either one or two output clocks. A 0 to 3V control signal is used to fine tune the output clock frequency in the 100ppm range. Select inputs S0 and S1 are used for frequency and output selection. Features *= *= *= *= *= 3.3V supply operation Packaged in 16-pin SOIC package Replaces separate VCXO and multiplier Uses inexpensive pullable crystal On-chip VCXO with 200 ppm pull range (100 ppm) *= *= 5V-tolerant control inputs Zero ppm synthesis error in both clocks Figure 1. Functional Block Diagram VDD1 VDD2 VIN X2 Load Cap Control Output Buffer osc Load Caps Low Phase Noise PLL Output Buffer X1 S1:S0 OE CLK2 CLK1 10-20 MHz Pullable Crystal 2001-04-12 Vaishali Semiconductor Page 1 www.vaishali.com 747 Camden Avenue, Suite C Campbell CA 95008 MDST-0011-01 Ph. 408.377.6060 Fax 408.377.6063 VT83201 Figure 2. Pin Configuration VT83201 16 pin SOIC X1 VDD1 VDD1 VIN GND GND GND OE 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 X2 NC S1 GND CLK2 VDD2 S0 CLK1 Table 1. Pin Description Name X1 VDD1 VIN GND OE CLK1 S0 VDD2 CLK2 S1 NC X2 1 2,3 4 5,6, 7,13 8 9 10 11 12 14 15 16 Pin # Type XI P I P I O I P O I XO Core VDD. Connect to 3.3V Description Crystal connection. Connect to a pullable crystal of 10-20 MHz Voltage input to VCXO. Zero to 3V signal controls the frequency of the VCXO. Connect to ground. Active HIGH Output enable . Outputs in Hi-Z state when LOW Clock output #1 per Table 2. Select input #0. Selects output per Table 2 Output VDD. Connect to 3.3V Clock output #2 per Table 2 Select input #1. Selects outputs per Table 2 There is no internal connection to this pin. Crystal connection. Connect to a pullable crystal of 10 MHz - 20 MHz. Legend: I = Input O = Output P = Power supply connection XI, XO = Crystal connections. 2001-04-12 Vaishali Semiconductor Page 2 www.Vaishali.com 747 Camden Avenue, Suite C Campbell CA 95008 MDST-0011-01 Ph. 408.377.6060 Fax 408.377.6063 VT83201 Table 2. Clock Selection Table (OE = High) S1 0 0 0 1 1 Note: 1. S0 0 M (1) CLK1 REF/4 OFF OFF OFF OFF CLK2 REF/2 X 0.666 X 2.6666 X4 X 1.3333 1 0 1 SO has three valid states: 0 (LOW) = VIN 0.5V 1 (HIGH) = VIN VDD - 0.5 M (MID) = 0.5V < VIN < VDD - 0.5V Table 3. Absolute Maximum Ratings Parameter Supply voltage, VDD Inputs and Clock Outputs Soldering Temperature Storage temperature Conditions Referenced to GND Referenced to GND Max of 10 seconds Min -0.5 Typ Max 4.6 VDD+0.5 260 Units V V C C -65 150 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability. Table 4. Operating Conditions Parameter Operating Voltage, VDD Input High Voltage, VIH, X1 pin only Input Low Voltage, VIL, X1 pin only Input High Voltage, VIH, binary inputs Input Low Voltage, VIL, binary inputs Input High Voltage, VIH, trinary input Input Low Voltage, VIL, trinary input Operating Temperature VCXO control voltage, VIN S1, OE S1, OE S0 S0 0 0 VDD-0.5 0.5 70 3 2 0.8 Conditions Min 3.15 2.5 Typ 3.3 Max 3.45 Units V V 0.4 V V V V V C V Table 5. DC Electrical Characteristics TA = 0C to +70C, VDD = 3.15 V to 3.45 V Parameter Output High Voltage, VOH Output Low Voltage, VOL Operating Supply Current, IDD Short Circuit Current Input Capacitance Note: 1. Typical values are at VDD = 3.3V and 25C 2001-04-12 Vaishali Semiconductor Condition IOH=-25mA IOL=25mA No Load Each output S0, S1, OE Min 2.4 Typ (1) Max 0.4 Units V V mA mA pF 38 85 7 Page 3 www.Vaishali.com 747 Camden Avenue, Suite C Campbell CA 95008 MDST-0011-01 Ph. 408.377.6060 Fax 408.377.6063 VT83201 Table 6. AC Electrical Characteristics TA = 0C to +70C, VDD = 3.15 V to 3.45 V Symbol Fosc tr tf tod tpZL, tpZH tpLZ, tpHZ tjit (pk - pk) Parameter Input Crystal Frequency Output Clock Rise Time Output Clock Fall Time Output Clock Duty Cycle Enable Time. OE to CLK Disable Time. OE to CLK Maximum Absolute Jitter (Peak to Peak) Phase Noise, relative to carrier Output pullability Condition 0.8 to 2.0V 2.0 to 0.8V At VDD/2 CL = 50pf CL = 50pf Min 10 Typ Max 20 1.5 1.5 Units MHz ns ns % ns ns ps dBc/Hz ppm 40 5 4 100 60 6.5 5.5 10 KHz offset 0V Note: 1. Typical values are at VDD = 3.3V and 25C Table 7 Pullable Crystal Specifications Parameter Correlation (load) capacitance C0/C1 ESR Operating Temperature Initial Accuracy Temperature + Aging Stability Value 30 pF 240 max 35 max 0C to +70C 20 ppm 50 ppm Figure 3. External Crystal Connection Block Diagram X2 10-20 MHz Pullable Crystal X1 PLL PLL CLOCK CLOCK GEN Clk 1 Clk 2 XTAL OSC XTAL OSC GEN OE OE Ordering Information Part Number VT83201S1 VT83201S1X VT83201/D VT83201/DW 2001-04-12 Vaishali Semiconductor Marking VT83201S1 VT83201S1 Shipping/Packaging Tubes Tape & Reel Dice in waffle packe Dice in wafer form No. of Pins 16 16 Package SOIC SOIC Temperature 0C to +70C 0C to +70C 0C to +70C 0C to +70C MDST-0011-01 Page 4 www.Vaishali.com 747 Camden Avenue, Suite C Campbell CA 95008 Ph. 408.377.6060 Fax 408.377.6063 |
Price & Availability of VT83201 |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |