| |
|
 |
Philips
|
| Part No. |
P87C748EBAA
|
| OCR Text |
...mpedance inputs. These pins are driven low if the port register bit is written with a 0. The state of the pin can always be read from the port register by the program. P0.0 and P0.1 are open drain bidirectional I/O pins. While these differ ... |
| Description |
80C51 8-bit microcontroller family 2K/64 OTP/ROM low pin count
|
| File Size |
138.32K /
19 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Alliance Semiconductor, Corp.
ALSC[Alliance Semiconductor Corporation]
|
| Part No. |
AS7C3364PFD32-36BV.1.1 AS7C3364PFD36B-200TQIN AS7C3364PFD32B AS7C3364PFD32B-133TQC AS7C3364PFD32B-133TQCN AS7C3364PFD32B-133TQI AS7C3364PFD32B-133TQIN AS7C3364PFD32B-166TQC AS7C3364PFD32B-166TQCN AS7C3364PFD32B-166TQI AS7C3364PFD32B-166TQIN AS7C3364PFD32B-200TQC AS7C3364PFD32B-200TQCN AS7C3364PFD32B-200TQI AS7C3364PFD32B-200TQIN AS7C3364PFD36B-133TQC AS7C3364PFD36B-133TQCN AS7C3364PFD36B-133TQI AS7C3364PFD36B-133TQIN AS7C3364PFD36B-166TQC AS7C3364PFD36B-166TQCN AS7C3364PFD36B-166TQI AS7C3364PFD36B-166TQIN AS7C3364PFD36B-200TQC AS7C3364PFD36B-200TQCN AS7C3364PFD36B-200TQI
|
| OCR Text |
...d to the data-out registers and driven on the output pins on the next positive edge of CLK. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the... |
| Description |
3.3V 64K X 32/36 pipeline burst synchronous SRAM 64K X 36 STANDARD SRAM, 3 ns, PQFP100
3.3V 64K X 32/36 pipeline burst synchronous SRAM 64K X 32 STANDARD SRAM, 3.5 ns, PQFP100
3.3V 64K X 32/36 pipeline burst synchronous SRAM 64K X 32 STANDARD SRAM, 3 ns, PQFP100
3.3V 64K X 32/36 pipeline burst synchronous SRAM 64K X 36 STANDARD SRAM, 4 ns, PQFP100
From old datasheet system
|
| File Size |
528.83K /
19 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
ASM523S08
|
| OCR Text |
... PLL feedback is required to be driven to FBK pin, and can be obtained from one of the outputs. The input-to-input propagation delay is guaranteed to be less than 350ps, and the output-to-output skew is guaranteed to be less than 250ps. The... |
| Description |
From old datasheet system
|
| File Size |
160.70K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
ASM523S09
|
| OCR Text |
...1 0 1 Clock A1 - A4 Three-state driven driven driven Clock B1 - B4 Three-state Three-state driven driven CLKOUT 1 driven driven driven driven
ASMP5P23S09A ASMP5P23S05A
Output Source PLL PLL Reference PLL
PLL Shut-Down N N Y N
No... |
| Description |
From old datasheet system
|
| File Size |
207.85K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
